Could you please provide the Verilog model for the AD9257?
Additionally, I am looking for a sample code or a Vivado project specifically designed for interfacing the AD9257 with a Xilinx Kintex-7 FPGA. If there are any reference designs or IP cores available for high-speed serial LVDS data capture for this specific ADC, please let me know.