Post Go back to editing

ADC code variations with Power cycle

Thread Summary

The user is experiencing significant readback errors (>50mV) with the AD9681 ADC after power cycles, which affects precision measurements. The final answer suggests using a low-jitter clock source, setting VCM to AVDD/2, decoupling VREF with specific capacitors, and issuing a digital reset via Register 0x08 to minimize variations. Additional steps include reconfiguring the ADC via SPI after each power cycle to ensure consistent settings.
AI Generated Content
Category: Hardware
Product Number: AD9681

Hi ADI team,

We are using AD9681 ADC in our application for V and I precision measurements.

However this ADC is changing the code with power cycle for upto 30 codes from lower input to Full scale input, which is causing significant readback errors of >50mV.

Since our product is required to meet high precision with 5mV in full scale input, we cannot compromise this.

We are applying code correction and calibration to mitigate errors. However power cycle to power cycle variations are not resolving with calibration.

Could you please let us know if this can be fixed?

Before You Switch


Switching languages will make ADI Explorer unavailable. Resume your session by switching back to English and reopening ADI Explorer.