I am planning to use the VC707 FPGA with the AD9467-FMC-250EBZ evaluation board. However, the support of connecting the two, i.e., generating the bitstream is facing difficulties. Can anyone help out as to the sequence of operation and confirm if I should be using Vivado or ISE Xilinx Design Suite