Hi,
In our design, we connected the ADC out(SERDES) signal to an FPGA(M2S090T). While doing signal integrity and Eye diagram analysis, we checked the IBIS model of AD9234. In that, SERDES section no model is assigned. We need AMI model. Kindly do the needful. Please give the S- Parameter model also.