Products Mentioned

LTC2107 Production
The LTC2107 is a 16-bit, 210Msps high performance ADC. The combination of high sample rate, low noise and high linearity enable a new generation of digital...
Datasheet
LTC2107 on Analog.com

Thread Details

  • State Verified Answer
  • Replies 2 replies
  • Subscribers 46 subscribers
  • Views 474 views
  • Users 0 members are here
Options
 
Related Content

        

            Post
             Go back to editing
        

    

    


    

    









		


















	
	
			
	
			
		
	
	
		

	    
	    
	    		
LTC2107 clock input power

		
	
				

			

									
					    whatsup
					
							


			
				
									
											
			
			
				
    
			
			
			    	
			                    
                
				                on Aug 31, 2022 
				
			
			
		
    
		
		                     
				
        		
    
		    
		    		    
    
		      		            		        
    Category: Choose a category
    
    		        		        		        		        
    Software Version: LTC2107
    
    		    		    
    
		    		    
		    			
    
			    
    Hello,
    

    I am designing a board with the LTC2107 designed to be used for 30 to 90 MHz.
    

    I think ill clock it with a 200MHz LVDS osc with 150fS of RMS jitter.
    

    My question is how much will it 0.4Vptp ouput drive voltage hurt performance and should i amplify it somehow?
    

    If i should inedeed amplify it, in what manner/ with what sort of IC should i use?
    

    

    thanks :)
    
			
    
			
									
		                             
                        

    
    
                                            
                 LTC2107
                
                                                    
                 High Speed A/D Converters >10 MSPS
                
                                                    
                 Choose a category
                
                                                    
                 Standard High Speed A/D Converters
                
                                
            
    
    
    
		
    

				
				        
        		
    
			
						
									
												
			
			
                        
                                    
                        
                        
                        
            
			            
						
						
			
			
			
			
		
    

        
        
        
    
					
    
			
    


    
















    
	
    
	
    
					



			


				
	









	
            
						
                            
            
            				
            
                on Sep 7, 2022 7:57 PM
            
            
												
						in reply to whatsup
					
										
			            		
    
		
										0
					
	
    

		
		
    
		
    
                                
                                                            
    
					
    Hi,
    

    For optimum SNR performance, data sheet recommends to source 2Vp-p differential encode signal. The clock jitter is the most important parameter in designing a good clock circuit as this can potentially limit the SNR of your ADC. Hence, it is important to consider the clock source and associated circuitry to reduce jitter. I haven't encountered an amplifier in any of our clock circuitry; this can also be a potential source of additive jitter hence I cannot recommend one. 
    

    But there's a recommended article that might help you in designing your clock system Analog-to-Digital Converter Clock Optimization: A Test Engineering Perspective | Analog Devices. Page 20 of the datasheet also describe details in designing LTC2107 clock input.
    

    Regards,
    

    Meriam