Clock problem with ADCLK925 and AD9695/AD9739

Hello

I am using AD9695 and AD9739 with an ultrascale FPGA, on custom board.

We have no problem with the design, until we load a high consumption bitsream into the FPGA.

When the a full FPGA is loaded, the input clock (1280MHz) is no longer detected by the ADC AD9695 and the DAC ad9739.

We are using ADCLK925 to feed AD9695/AD9739's input clock, the trace length are15 cm, and passing under the FPGA....

I am thinking  to make a new design using ADCLK914 close to both AD9695 and AD9739, (like on AD9739's evaluation board).

Can it work? can you feed ADC9695 with ADCLK914? can you feed ADCLK914 with LTC6954?

Here is a diagram on the actual and the new design. I would like your opinion on this.

Best Regards



corrections
[edited by: RknMgn at 6:53 AM (GMT -4) on 21 Oct 2020]