Post Go back to editing

how to set the data clock output of AD9600 at CMOS mode?

     I want to use the data clock output for FPGA at CMOS mode.I know the default mode is CMOS mode.

     But,I find my DCOA and DCOB works at LVDS mode.

     So how to deal with this problem?


The AD9600 should power-up in CMOS mode by default and would require a SPI write to bit 6 of Reg 0x14 to transform into LVDS.   Are you stating that the AD9600 is powering up in LVDS mode?  What is the voltage that you measure at data output pins since LVDS pins should be biased around 1.25 V?

Are you using the SPI port for programming?  If so...........can you read back contents of Reg 0x14 to see if it indicates LVDS mode.?

  • This question has been assumed as answered either offline via email or with a multi-part answer. This question has now been closed out. If you have an inquiry related to this topic please post a new question in the applicable product forum.

    Thank you,
    EZ Admin