AD8285 Channel delay

We used 4 channels of  AD8285. As datasheet, "Channel A is usually the first converted input", but we found CH-D is the first converted input.

We input the same sine wave to 4 channels. ADC setting is 

adc_spi_write ( 0x0C, 0x06 ); // adc output 4 channels  A B C D
adc_spi_write ( 0xFF, 0x01 ); // sync register

Please find following figure. CH-D is the first converted input obviously.

We are sure CH-A and CH-D are not mixed. So we go on to next test. 

Input the same sine wave to CH-A B C and input the difference frequecncy to AUX, ADC setting is 

adc_spi_write ( 0x0C, 0x07 ); // adc output 4 channels  A B C AUX
adc_spi_write ( 0xFF, 0x01 ); // sync register

Please see the test result. Channel A is always the last converted input.

Is there anything wrong? Confused...

Parents
  • 0
    •  Analog Employees 
    on Aug 2, 2018 3:50 PM
    This question has been assumed as answered either offline via email or with a multi-part answer. This question has now been closed out. If you have an inquiry related to this topic please post a new question in the applicable product forum.

    Thank you,
    EZ Admin
Reply
  • 0
    •  Analog Employees 
    on Aug 2, 2018 3:50 PM
    This question has been assumed as answered either offline via email or with a multi-part answer. This question has now been closed out. If you have an inquiry related to this topic please post a new question in the applicable product forum.

    Thank you,
    EZ Admin
Children
No Data