Post Go back to editing

HMC746 FPGA kintex 7 xc7k325t_900

How should the CML level standard IO pin of HMC746 be connected with FPGA

Parents
  • What is the interface standard you have on your FPGA? Is it LVDS, ECL or similar? What is the reference voltage, 1.8, 2.5, 3.3, 5 ? We can figure out the interface if you could tell us the interface standard, the swing, and the termination voltage.

    Please also refer to the applicaiton note attached. There are several interface examples for CML & FPGA...PDF

on Jul 2, 2020 2:03 AM in reply to salemdar

Thanks

But,I would like to ask, how to send the single-ended HMC746 into the FPGA, that is to say, only need to use its single-ended. Last time I didn’t make it clear, sorry

  • Reply on Jul 2, 2020 2:27 AM in reply to Zliang603

    LVCMOS etc

    Children
    No Data