AD9633 and zynq fpga connection

If the layer voltage of fpga is set to 2.5v, and the interface protocol is set to lvds25 in vivado, the voltage of AD9633 is 1.8v, and the multiple groups of LVDS of AD can be directly connected to the difference line of the bank, is there any problem?