about AD9643 Ibis

Hi,i sue speed2000 simulate the data and clk line between FPGA and AD9643, and it was found that there was an obvious overshoot of AD9643 output on the simulation figure: ,What's the reason for this?is ibis model problem

The following figure shows the simulation configuration:

Parents Reply Children
No Data