Analog.com
Analog
Dialogue
Wiki
简体中文
EngineerZone
Search
Log in
Site
Search
Log in
Home
Blogs ⌵
Analog Garage
EngineerZone Spotlight
The Engineering Mind
Browse ⌵
All Groups
All Members
Support ⌵
Amplifiers
Analog Microcontrollers
Audio
Clock and Timing
Data Converters
Design Tools and Calculators
Direct Digital Synthesis (DDS)
Embedded Vision Sensing
Energy Monitoring and Metering
FPGA Reference Designs
Interface and Isolation
Low Power RF Transceivers
MEMS Inertial Sensors
Motor Control Hardware Platforms
Optical Sensing
Power By Linear
Processors and DSP
Reference Circuits
RF and Microwave
Switches/Multiplexers
Temperature Sensors
Video
Wireless Sensor Networks Reference Library
More
Cancel
Data Converters
More
High-Speed ADCs
Q&A
Q&A
Discussions
Documents
File Uploads
Video/Images
Tags
Reports
More
Cancel
New
High-Speed ADCs requires membership for participation - click to join
Frequently Asked
AD9208-3000EBZ Multichip Synchronization
Not Answered
11 months ago
Eval01-HMCAD1511 Bill Of Materials
Answered
7 months ago
AD9694 do not start convertion
Answered
8 months ago
" What is the meaning of the Input Common-Mode Voltage"? About AD9434
Answered
7 months ago
Hi All, Do you have the FPGA source code of HSC-ADC-EVALCZ High speed for AD9655.
Not Answered
11 months ago
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Not Answered
AD9231, AD9573
0
9
views
1
reply
on 17 Jun 2019
by
DougI
Not Answered
AD9694-500EBZ, 1GHz clock source compatibility with LVPECL, LVDS, or LVCMOS output termination
0
27
views
2
replies
on 17 Jun 2019
by
Edstar
Not Answered
Demo board of DC1371B not working
0
12
views
0
replies
on 17 Jun 2019
by
musabfarooq
Not Answered
AD9371 filter wizard ORx filter design with 48 taps
0
22
views
1
reply
on 17 Jun 2019
by
srimoyi
Not Answered
Question about AD9680-1000BCPZ NCO
0
25
views
1
reply
on 17 Jun 2019
by
ZZhang865
Not Answered
AD9680 DDC mode ,when NCO at 1/4 fs,the Channel Q data is always equal to zero 0.
0
6
views
0
replies
on 17 Jun 2019
by
ZZhang865
Suggested Answer
Converting dBFS to dBm with an SDR receiver based on the LTC2145-14 clocked at 125 Mhz
0
83
views
5
replies
on 16 Jun 2019
by
on7yi
Not Answered
AD9642 digital output driving strength?
0
7
views
0
replies
on 14 Jun 2019
by
mho
Not Answered
Which controller board to use with AD9279 eval board
0
27
views
2
replies
on 14 Jun 2019
by
KS1
Not Answered
AD9279 Without time adapted gain
0
30
views
2
replies
on 14 Jun 2019
by
KS1
Not Answered
AD9208_Delay_Adjustment
0
91
views
7
replies
on 14 Jun 2019
by
baggio
Not Answered
AD9652-IF/Bandpass Sampling Register Settings
0
20
views
0
replies
on 13 Jun 2019
by
HappyHans
Not Answered
AD9213, the internal PLL to multiply the sample clock,
0
92
views
3
replies
on 13 Jun 2019
by
DougI
Suggested Answer
LTC1407A CLK and CONV Timing
0
62
views
3
replies
on 13 Jun 2019
by
ghoover
Not Answered
FPGA source code of ADS7-V2EBZ for use with AD9695-1300EBZ
0
13
views
0
replies
on 12 Jun 2019
by
DMeyers225
Not Answered
AD9081 Low latency digital loopback mode (ADC to DAC)
0
11
views
0
replies
on 12 Jun 2019
by
MuniPrasad
Not Answered
Does the LTC2271 need input clamps
0
12
views
0
replies
on 11 Jun 2019
by
DHand332
Not Answered
Capturing data at either the rising or the falling edge of the external trigger signal: ADS7-v2EBZ/AD9694
0
18
views
0
replies
on 11 Jun 2019
by
Edstar
Not Answered
Shall single ADS7-V2EBZ board control two evaluation boards?
0
44
views
2
replies
on 11 Jun 2019
by
Edstar
Not Answered
Need the detail of AD9680 0x228 register
0
11
views
0
replies
on 11 Jun 2019
by
Hiroyuki.D
>