Locale Icon
English
  • Forums

    Popular Forums

    • LTspice
    • Video
    • Power Management
    • RF & Microwave
    • Precision ADCs
    • FPGA Reference Designs

    Product Forums

    • Amplifiers
    • Clocks & Timers
    • Data Converters
    • Direct Digital Synthesis (DDS)
    • Energy
    • Interface and Isolation
    • MEMS Inertial Sensors
    • Power Management
    • Processors & DSP
    • Processors & Microcontrollers
    • Switches & Multiplexers
    • Sensors
    • Voltage References
    View All

    Application Forums

    • A2B Audio Bus
    • Audio
    • Automated Test Equipment (ATE)
    • Condition-Based Monitoring
    • Depth, Perception & Ranging Technologies
    • Embedded Vision Sensing Library
    • Motor Control Hardware Platforms
    • Precision Technology Signal Chains Library
    • Video
    • Wireless Sensor Networks Reference Library

    Design Center Forums

    • ACE Evaluation Software
    • ADEF System Platforms
    • Design Tools & Calculators
    • FPGA Reference Designs
    • Linux Software Drivers
    • Microcontroller no-OS Drivers
    • Power Studio Designer
    • Power Studio Planner
    • Reference Designs
    • Robot Operating System (ROS) SDK
    • Signal Chain Power (SCP)
    • Software Interface Tools
    • System Demonstration Platform (SDP) Support
  • Learn

    Highlighted Webinar

    Enabling New Space Missions: Commercial Space Screening Approach for Agile, High-Reliability Payloads

    As the Space market evolves and accelerates, mission designers need space-capable electronics that balance performance, reliability, and affordability...

    Places

    • ADI Academy
    • ADI Webinars
    • Video Annex
    • Virtual Classroom

    Libraries

    • 3D ToF Depth Sensing Library
    • Continuous-Wave CMOS Time of Flight (TOF) Library
    • Embedded Vision Sensing Library
    • Gigabit Multimedia Serial Link (GMSL) Library
    • Optical Sensing Library
    • Other Products Library
    • Precision Technology Signal Chains Library
    • Software Modules and SDKs Library
    • Supervisory Circuits Library
    • Wireless Sensor Networks Library

    Latest Webinars

    • Enabling New Space Missions: Commercial Space Screening Approach for Agile, High-Reliability Payloads
    • Understanding and Selecting RF Low Noise Amplifiers for Instrumentation, Phased Array and General Purpose Applications
    • Design Smarter with Compact, Low-Power Precision Current Source Signal Chains
    • Power Management Fundamentals II Session 6: Key Layout Considerations for Power
    • A 16T/16R X-Band Direct Sampling Phased Array Subsystem using Apollo MxFE
    View All Webinars
  • Community Hub

    Challenge Yourself!

      KCC's Quizzes AQQ296 about repairing an equation in a digital display

      1. Quote of this month: " When I die, I want to die like my grandfather who died peacefully in his sleep. Not screaming like all the passengers in his...

    View All

    What's Brewing

      Read a Blog, Take this Quiz for Another Chance to Win a Gift Card!

      Important: Read the blog first . The quiz questions are all based on the content from the blog: Mature, Not Old! The Longevity of 4 – 20 mA New...

    View All

    Places

    • Community Help
    • Analog Dialogue Quiz
    • Logic Lounge
    • Super User Program

    Resources

    • EZ Code of Conduct
    • EZ How To Help Articles
    • Getting Started Guide
    • ADI: Words Matter
    • Community Help Videos
    View All
  • Blogs

    Highlighted Blogs

    Charting Calm Seas: Tips for Robust RS-485 Data Transmission

    by Bryson Barney As our world becomes ever more dependent on flawless digital communication, engineers need to find new ways of charting calm seas when...

     

    Unpacking IEC 61508: Low Complexity versus Type A Made Simple

    IEC 61508 appears to include two very similar concepts. Type A and simple, which is referred to as “low complexity”. Anything that isn’t low complexity...

    Latest Blogs

    • Taming the AI Power Storm: Part 2 of 3
    • TIA Me Up, But Keep It Stable: Part 2 of 3
    • Celebrating Innovation: Top 3 EngineerZone Spotlight Blogs from 2025
    • Transforming Power: Transfer Techniques in SMPS: Part 3 of 4
    • Taming the Chaos: Correlated and Uncorrelated Sources in LTspice .NOISE Simulations: Part 3 of 3
    Read All Blogs

    ADI Blogs

    • EZ Spotlight
    • The Engineering Mind
  • ContentZone

    Visit ContentZone

    ContentZone

    Technical articles. Blogs. Videos. Your ADI content, all in one place.

    View ContentZone

    Featured Content

    Featured Content Title

    Blurb About Content

    View Content By Industry

    • Aerospace and Defense Systems
    • Automotive Solutions
    • Consumer Technology Solutions
    • Data Center Solutions
    • Energy Solutions
    • Healthcare Solutions
    • Industrial Automation Technology Solutions
    • Instrumentation and Measurement Solutions
    • Intelligent Building Solutions
    • Wireless Communication Solutions

    View Content By Technology

    • A2B Audio Bus
    • ADI OtoSense Predictive Maintenance Solutions
    • Dynamic Speaker Management
    • Gallium Nitride (GaN) Technology
    • Gigabit Multimedia Serial Link (GMSL)
    • Industrial Vision
    • Power Solutions
    • Precision Technology
    • RF
    • Sensor Interfaces
    • SmartMesh
EngineerZone
EngineerZone
Direct Digital Synthesis (DDS)
  • Log In
  • User
  • Site
  • Search
OR
Ask a Question
Direct Digital Synthesis (DDS)
  • Data Converters
Direct Digital Synthesis (DDS)
Documents DDS Features Chart
  • Q&A
  • FAQs/Docs
  • Members
  • Tags
  • Cancel
  • Documents
  • +AD5930: FAQ
  • +AD5932: FAQ
  • +AD5933: FAQ
  • +AD5934: FAQ
  • +AD9152: FAQ
  • +AD9830: FAQ
  • +AD9832: FAQ
  • +AD9833: FAQ
  • +AD9834: FAQ
  • +AD9835: FAQ
  • +AD9837: FAQ
  • +AD9838: FAQ
  • +AD9840: FAQ
  • +AD9840A: FAQ
  • +AD9845A: FAQ
  • +AD9850: FAQ
  • +AD9851: FAQ
  • +AD9852: FAQ
  • +AD9854: FAQ
  • +AD9854ASQ: FAQ
  • +AD9856: FAQ
  • +AD9857: FAQ
  • +AD9858: FAQ
  • +AD9859: FAQ
  • +AD9910: FAQ
  • +AD9912: FAQ
  • +AD9913: FAQ
  • +AD9914: FAQ
  • +AD9915: FAQ
  • +AD9945: FAQ
  • +AD9951: FAQ
  • +AD9952: FAQ
  • +AD9953: FAQ
  • +AD9954: FAQ
  • +AD9956: FAQ
  • +AD9957: FAQ
  • +AD9958: FAQ
  • +AD9959: FAQ
  • -DDS: FAQ
    • Are any of your DDS products space qualified?
    • Are there any specific recommendations regarding via fill material in the circuit board for the thermally enhanced package styles associated with some ADI DDSs?
    • Can I use a DDS to produce modulation waveforms?
    • DDS Features Chart
    • DDS Tutorial - Introduction to DDS
    • DDS Tutorial - SINC Envelope Correction
    • DDS Tutorial - The Accumulator
    • DDS Tutorial - The Angle-to-Amplitude Converter
    • DDS Tutorial - The DAC
    • DDS Tutorial - The DAC Reconstruction Filter
    • DDS Tutorial - The DDS in Action
    • DDS Tutorial - User Guide
    • DIRECT DIGITAL SYNTHESIS (DDS) SUPPORT COMMUNITY
    • Do you recommend a linear or switching power supply?
    • Does your DDS evaluation software work on Windows XP/Vista/7/8 32-bit/64-bit?
    • How do ADI's DDS engines compare to FPGA-based DDS engines?
    • How does the REF CLK performance affect the DDS output performance?
    • Is it okay to use a frequency modulated (FM) source as my clock input to the system clock of the DDS?
    • Is there a relationship between the sample rate and the maximum update rate?
    • Learning more about Direct Digital Synthesis Technology (DDS)
    • What are the basic things to be checked when using the DDS evaluation board via external control?
    • What is the function of the SYNC_IO pin on the DDS parts?
    • What’s the function of the SYNC_CLK pin on the DDS?
    • Where can I find in the datasheet on how the output of the DDS will drift?
    • Why does a DDS need a reconstruction filter?
    • Why would I choose to use DDS for synthesizing a signal rather than a PLL?
  • +Digital Ground (DGND): FAQ
  • +Evaluation Software: FAQ
  • +Frequency Ramp: FAQ
  • +I/O_UPDATE: FAQ
  • +Maximum Clock Rate: FAQ
  • +PLL: FAQ
  • +Programmable Modulus: FAQ
  • +SFDR: FAQ
  • +Thermally Enhanced Packages: FAQ

DDS Features Chart

Frequently we're asked for help selecting a DDS with frequency sweeping capability, phase hopping, amplitude control etc. but until now the only way to answer that question was to go based on memory or to look at the datasheets for several DDS parts.  This is where I hope the chart below (and attached) can come in handy.  In it I've tried to include just about every piece of information that I thought could be useful in selecting a DDS.  However this has made the chart quite large and if you're not familiar with our breadth of DDS parts this can be quite confusing.   Just below the chart is a list of what all the different columns mean.  Feedback on this chart and anything here is welcome as I'm always looking for ways to improve it and make it better.

To view the chart, click on the image below or download the excel file that's attached to this post.

Chart prints on an 11" x 17" piece of paper.

Chart Column Descriptions

Part # Part Number
SYSCLK (MHz) Maximum System Clock Speed, IE the max speed of the output DAC
INTLV Interleaving:  Our high speed DDS' are capable of their maximum SYSCLK speed because they run 4 or more DDS cores in parallel at a slower speed and slightly offset in time.  The multiple core outputs are multiplexed/recombined before going to the output DAC which runs at SYSCLK.  Interleaving, combined with the system clock sets the maximum update rate for registers inside the part: SYNC_CLK = SYSCLK/INTLV.  For parts without interleaving the maximum update rate is the SYSCLK speed.
PLL X PLL Multiplication:  For convenience, most high speed DDS parts include an on-chip PLL multiplier that can take a crystal or other oscillator and multiply it up to the maximum SYSCLK speed.
SCLK (MHz) Serial Clock:  Not to be confused with SYSCLK, SCLK is the maximum clock speed of the serial interface.
Control Word When writing to most DDS parts, the first word (control word) written to the part indicates which register is being accessed and whether you are requesting a read or w write to that register.  This is the bit-size of the control word.  Combined with ‘Max Reg Size’ and/or the FTW, POW, and ASF columns can give a sense of the maximum update rate when using the serial port.
Max Reg Size
Maximum Register Size
PCLK (MHz) Parallel clock:  Some DDS parts have a parallel interface instead of, or in addition to a serial interface.  This is the maximum clock speed that data can be written to the parallel bus.
Par Bus Size Parallel Bus Size, IE how many bits wide the parallel interface is.  Combined with PCLK, ‘Max Reg Size’ and/or the FTW, POW, and ASF columns can give a sense of the maximum update rate when using the parallel port.
FTW Frequency Tuning Word Size (N):  Used in setting the output frequency of a DDS part.  Typical equation is Fout = FTW * SYSCLK /  2^N.
POW Phase Offset Word Size (N):  Used in setting a phase offset to a DDS output.  Typical equation is Phase_Offset = POW * 360 / 2^N.
ASF Amplitude Scale Factor Size (N):  Used in scaling the DDS’ output amplitude.  Typical equations is Amplitude = ASF * IOUTFS / 2^N where IOUTFS is the full scale current output.  For some DDS parts, the output is a voltage instead of current but the equations is still the same.
OOK On Off Keying:  A feature for quickly turning the DDS output on and off, sometimes with the amplitude increasing/decreasing to zero/full-scale in a linear fashion.
Single-Tone Profiles A profile is a set of frequency, phase, and/or amplitude registers.  Once programmed, multiple profiles can quickly be switched between via a set of external pins.  The exceptions are the AD9911/AD9958/AD9959 who’s “profiles” only control one parameter at a time.
F Indicates if single-tone profiles can control frequency.
P Indicates if single-tone profiles can control phase offsets.
A Indicates if single-tone profiles can control amplitude.
Ram Size Some DDS parts have on-chip RAM for controlling frequency, phase, and/or amplitude.  This is the amount of RAM available, IE the maximum number of frequency, phase, or amplitude values that can be programmed to occur in order.
Ram Profiles This is the number of different RAM sweeps that can be programmed to a part and switched between via external pins much in the same way single-tone profiles can be switched.
F Indicates if RAM profiles can control frequency.
P Indicates if RAM profiles can control phase offsets.
A Indicates if RAM profiles can control amplitude.
Sweep Generator Indicates if the DDS has a 2nd accumulator, aside from the phase accumulator, for controlling frequency tuning words, phase offset words, and amplitude scale factors.  The sweep generator is only capable of sweeping in a linear fashion.  For non-linear sweeping use a part with RAM.
F Indicates if the sweep generator can control frequency.
P Indicates if the sweep generator can control phase offsets.
A Indicates if the sweep generator can control amplitude.
ND High Indicates if a part has a No Dwell High feature which is used with a DDS’ sweep generator.  Usually when sweeping up, once the programmed upper limit is reached the DDS output will stay there until told to sweep down.  However if No Dwell High is enabled, once it reaches the upper limit it will instead immediately jump down to the programmed lower sweep limit.
ND Low
Indicates if a part has a No Dwell Low feature which is used with DDS’s sweep generator.  No Dwell Low is the opposite of No Dwell High.  Usually when sweeping down, once the programmed lower limit is reached the DDS output will stay there until told to sweep up.  However if No Dwell Low is enabled, once it reaches the upper limit it will instead immediately jump up to the programmed upper sweep limit.
Ramp Control Indicates if a part has a Ramp Control feature which is used with DDS’s sweep generator or RAM.  Ramp Control is usually an external pin which allows the user to change the direction of the sweep generator (up or down) at whim.
Ramp Hold Indicates if a part has a Ramp Hold feature which is used with DDS’s sweep generator or RAM.  Ramp Hold is usually an external pin which allows the user to halt sweep generator at its current value. 
Comp Indicates if the part has an on-chip comparator.  This is usually useful for converting the sinusoidal output of a DDS into a square wave clock signal.
Special Features & Comments
For everything else about a DDS part that’s worth knowing but not common enough to warrant its own feature column.  Some common “features” to look for are:
               DROVER:  Digital Ramp Over which is an interrupt pin indicating when RAM or sweep generator has finished sweeping.
               Programmable Modulus:  A feature in some DDS parts allowing for more precise or exact output frequencies.  It uses two additional registers on top of FTW and has a typical equation of Fout = SYSCLK/2^N * (FTW + A / B)
               Waveform Generator:  Instead of sinusoidal output, this part can also output square waves and triangle waves.
Eval Board Indicates if this part has an evaluation board available for purchase.
Note that there are a lot of footnotes throughout this chart indicating exceptions or special notes about a feature.  For information on a particular note, look for the matching number in the ‘Special Features & Comments’ section for that part.
Attachments:
ColumnExplanations.docx
DDSFeaturesChart5.5.xlsx
Tags: selection dds
  • Share
  • History
  • More
  • Cancel
analog-devices logo

About Analog Devices

  • Who We Are
  • Careers
  • Newsroom
  • What We Do (Signals+)
  • Investor RelationsExternalLink
  • Quality & Reliability
  • Sales and Distribution
  • What's New on Analog.com
  • Contact Us

Find Help

  • Support
  • Resources
  • WikiExternalLink
  • Analog Dialogue
  • ADI Developer PortalExternalLink

myAnalog

Interested in the latest news and articles about ADI products, design tools, training, and events?

Go to myAnalog
  • Instagram page
  • Twitter page
  • Linkedin page
  • Youtube page
  • Facebook
  • Legal and Risk
  • Accessibility
  • Privacy Policy
  • Privacy Settings
  • Cookie Settings

©2026 Analog Devices, Inc. All Rights Reserved

analog-devices

About Analog Devices

Down Up
  • Who We Are
  • Careers
  • Newsroom
  • What We Do (Signals+)
  • Investor RelationsExternalLink
  • Quality & Reliability
  • Sales and Distribution
  • What's New on Analog.com
  • Contact Us

Find Help

Down Up
  • Support
  • Resources
  • WikiExternalLink
  • Analog Dialogue
  • ADI Developer PortalExternalLink

myAnalog

Interested in the latest news and articles about ADI products, design tools, training, and events?

Go to myAnalog
Instagram page Facebook Twitter page Linkedin page Youtube page
  • Legal and Risk
  • Accessibility
  • Privacy Policy
  • Privacy Settings
  • Cookie Settings

©2026 Analog Devices, Inc. All Rights Reserved