Locale Icon
English
  • Forums

    Popular Forums

    • LTspice
    • Video
    • Power Management
    • RF & Microwave
    • Precision ADCs
    • FPGA Reference Designs

    Product Forums

    • Amplifiers
    • Clocks & Timers
    • Data Converters
    • Direct Digital Synthesis (DDS)
    • Energy
    • Interface and Isolation
    • MEMS Inertial Sensors
    • Power Management
    • Processors & DSP
    • Processors & Microcontrollers
    • Switches & Multiplexers
    • Sensors
    • Voltage References
    View All

    Application Forums

    • A2B Audio Bus
    • Audio
    • Automated Test Equipment (ATE)
    • Condition-Based Monitoring
    • Depth, Perception & Ranging Technologies
    • Embedded Vision Sensing Library
    • Motor Control Hardware Platforms
    • Precision Technology Signal Chains Library
    • Video
    • Wireless Sensor Networks Reference Library

    Design Center Forums

    • ACE Evaluation Software
    • ADEF System Platforms
    • Design Tools & Calculators
    • FPGA Reference Designs
    • Linux Software Drivers
    • Microcontroller no-OS Drivers
    • Precision Studio
    • Power Studio Designer
    • Power Studio Planner
    • Reference Designs
    • Robot Operating System (ROS) SDK
    • Signal Chain Designer
    • Software Interface Tools
  • Learn

    Highlighted Webinar

    COTS SoMs & Phased Array Solutions for Rapid RF Subsystem Integration

    Accelerate RF Subsystem Integration with COTS SoMs and Phased Array Solutions. As building a subsystem from early prototype to full deployment is never...

    Places

    • ADI Academy
    • ADI Webinars
    • EZ Blogs
    • Video Annex
    • Virtual Classroom

    Libraries

    • 3D ToF Depth Sensing Library
    • Continuous-Wave CMOS Time of Flight (TOF) Library
    • Embedded Vision Sensing Library
    • Gigabit Multimedia Serial Link (GMSL) Library
    • Optical Sensing Library
    • Other Products Library
    • Precision Technology Signal Chains Library
    • Software Modules and SDKs Library
    • Supervisory Circuits Library
    • Wireless Sensor Networks Library

    Upcoming Learning & Events

    • Humanoid Robotics: Deterministic Motion Control & Edge AI Systems
    • Power Integrity for High Performance Measurement Systems
    • Open RAN 5G Radio Design: SDR SoCs for Energy-Efficient, Secure Deployments
    View All Webinars
  • Community Hub

    Challenge Yourself!

      KCC's Quiz AQQ300 about Divisibility by 6

      1. Quote of the month: " Friendship is like money - easier made than kept " - Samuel Butler 2. New quiz AQQ300 about a divisibility by 6 puzzle ...

    View All

    What's Brewing

      Read a Blog, Take this Quiz for Another Chance to Win a Gift Card!

      Important: Read the blog first . The quiz questions are all based on the content of the blog: Taming the AI Power Storm: Part 2 of 3 Test your...

    View All

    Places

    • Community Help
    • Analog Dialogue Quiz
    • Logic Lounge
    • Super User Program

    Resources

    • EZ Code of Conduct
    • EZ How To Help Articles
    • Getting Started Guide
    • ADI: Words Matter
    • Community Help Videos
    View All
  • ContentZone

    Visit ContentZone

    Search content by industry or technology.
    • Blogs
    • Technical Articles
    • Tutorials
    • Videos
    • Webinars
    Your ADI content all in one place.
    View ContentZone

    The Latest Read

    JESD204 Bring-Up: From Link-Up to Data Integrity

    This blog presents a structured bring-up methodology for the ZCU102 + ADRV9009 platform, stepping through each initialization phase in sequence and identifying...

    New Release

    Signal Chain Designer: DC Error Simulation
    Signal Chain Designer: DC Error Simulation

    This video covers the DC error calculation capabilities of Signal Chain Designer. DC error is unique in that often requires calibration and has so many...

    Recent Technical Insights

    Latest Technical Article from Analog.com
    Calibration Implementation Techniques for Multichannel Phased Array Subsystems

    Learn about phase-calibration techniques used for characterizing a 16 transmit and 16 receive X-band phased array subsystem based on a mixed-signal front...

EngineerZone
EngineerZone
Direct Digital Synthesis (DDS)
  • Log In
  • User
  • Site
  • Search
OR
Ask a Question
Direct Digital Synthesis (DDS)
  • Data Converters
Direct Digital Synthesis (DDS)
Documents AD9910_Multichip SYNCHRONIZATION.
  • Q&A
  • FAQs/Docs
  • Members
  • Tags
  • Cancel
  • Documents
  • +AD5930: FAQ
  • +AD5932: FAQ
  • +AD5933: FAQ
  • +AD5934: FAQ
  • +AD9152: FAQ
  • +AD9830: FAQ
  • +AD9832: FAQ
  • +AD9833: FAQ
  • +AD9834: FAQ
  • +AD9835: FAQ
  • +AD9837: FAQ
  • +AD9838: FAQ
  • +AD9840: FAQ
  • +AD9840A: FAQ
  • +AD9845A: FAQ
  • +AD9850: FAQ
  • +AD9851: FAQ
  • +AD9852: FAQ
  • +AD9854: FAQ
  • +AD9854ASQ: FAQ
  • +AD9856: FAQ
  • +AD9857: FAQ
  • +AD9858: FAQ
  • +AD9859: FAQ
  • -AD9910: FAQ
    • AD9910 and AD9912: Residual Phase Noise Definition and Measurement
    • AD9910 Evaluation board driver for Win7
    • AD9910 frequency update rate
    • AD9910: EVB R43 resistor value
    • AD9910: output circuit clarification
    • AD9910: output filter design
    • AD9910: Programming through SPI-Interface
    • AD9910: REFCLK termination
    • AD9910: REFCLK termination 2
    • AD9910EVB_Filter Question
    • AD9910_Multichip SYNCHRONIZATION.
    • AD9910_output amplitude flatness over frequency
    • AD9910_phase noise
    • AD9910_phase truncation bits
    • DDS_harmonic or image phase adjustment
  • +AD9912: FAQ
  • +AD9913: FAQ
  • +AD9914: FAQ
  • +AD9915: FAQ
  • +AD9945: FAQ
  • +AD9951: FAQ
  • +AD9952: FAQ
  • +AD9953: FAQ
  • +AD9954: FAQ
  • +AD9956: FAQ
  • +AD9957: FAQ
  • +AD9958: FAQ
  • +AD9959: FAQ
  • +DDS: FAQ
  • +Digital Ground (DGND): FAQ
  • +Evaluation Software: FAQ
  • +Frequency Ramp: FAQ
  • +I/O_UPDATE: FAQ
  • +Maximum Clock Rate: FAQ
  • +PLL: FAQ
  • +Programmable Modulus: FAQ
  • +SFDR: FAQ
  • +Thermally Enhanced Packages: FAQ

AD9910_Multichip SYNCHRONIZATION.

Q 

About the  synchronization problem, I think the reason is the two REFCLK of two
AD9910 had the phase difference. If so, whether we can configure some registers
in the AD9910 to remove the phase difference?
So appreciated you can give me some advices!

 

A 

They're three basic requirements to synchronize multiple DDSs using the auto
sync method.
1) Coincident REF CLK to all DDSs
2) Coincident SYNC_CLKs across all DDSs
3) Synchronous IO_UPDATE sent to all DDSs.
More detail......
1) Coincident REF CLK to all DDSs...............Self explanatory. Note, if the
REF CLKs are misaligned across DDSs, the SYNC_CLK will also be misaligned by
the same amount. The SYNC_CLK is the System Clock divided by four. The internal
digital circuitry runs at the SYNC_CLK rate. Data enters the DDS core on a
SYNC_CLK rising edge. Therefore you must use the IO_UPDATE synchronously
(setup/hold) to the SYNC_CLK. The IO_UPDATE and SYNC_CLK transfers the new data
changes to the DDS core from the I/O buffers (data inactive).
2) Coincident SYNC_CLKs at all DDSs.....The synchronization circuitry on the
DDS manages this part only. It assumes the REF CLKs are aligned. If so, the
SYNC_CLK (at power up) are in one of four phase states (0, 90, 180, 270). The
goal is to get all DDS's SYNC_CLKs at 0 degrees. That's what the
synchronization circuit does (only) You still must sent a synchronous IO_UPDATE
to all DDSs. For more the synchronization circuit feature please refer to the
data sheet.
3) Synchronous IO_UPDATE sent to all DDSs that meets setup and hold times to
the SYNC_CLK....... To synchronize two evaluation boards, you "might" be able
to put the IO_UPDATE in manual mode and it work. At the top of the GUI is a
check box labeled "Auto I/O Update". If you uncheck the box you can sent a
Manual I/O Update to both boards. You'll have to tie both the I/O_UPDATE pins
together to make common. If this doesn't work, you'll probably need to run the
IO_UPDATE thru an external flip flop clocked by SYNC_CLK to both DDSs. The
evaluation boards have header connectors to gain access to the DDS pins.
In auto mode, if you lose synchronization via the power down feature, it should
automatically re-synchronize upon power-up.

Tags: ad9910
  • Share
  • History
  • More
  • Cancel
analog-devices logo

About Analog Devices

  • Who We Are
  • Careers
  • Newsroom
  • What We Do (Signals+)
  • Investor RelationsExternalLink
  • Quality & Reliability
  • Sales and Distribution
  • What's New on Analog.com
  • Contact Us

Find Help

  • Support
  • Resources
  • WikiExternalLink
  • Analog Dialogue
  • ADI Developer PortalExternalLink

myAnalog

Interested in the latest news and articles about ADI products, design tools, training, and events?

Go to myAnalog
  • Instagram page
  • Twitter page
  • Linkedin page
  • Youtube page
  • Facebook
  • Legal and Risk
  • Accessibility
  • Privacy Policy
  • Privacy Settings
  • Cookie Settings

©2026 Analog Devices, Inc. All Rights Reserved

analog-devices

About Analog Devices

Down Up
  • Who We Are
  • Careers
  • Newsroom
  • What We Do (Signals+)
  • Investor RelationsExternalLink
  • Quality & Reliability
  • Sales and Distribution
  • What's New on Analog.com
  • Contact Us

Find Help

Down Up
  • Support
  • Resources
  • WikiExternalLink
  • Analog Dialogue
  • ADI Developer PortalExternalLink

myAnalog

Interested in the latest news and articles about ADI products, design tools, training, and events?

Go to myAnalog
Instagram page Facebook Twitter page Linkedin page Youtube page
  • Legal and Risk
  • Accessibility
  • Privacy Policy
  • Privacy Settings
  • Cookie Settings

©2026 Analog Devices, Inc. All Rights Reserved