AD9954: FAQ

  • Created
  • Updated
Was this helpful?
  • AD9954 phase/amplitude dithering

    Porgrammable phase/amplitude dithering is listed in the AD9954 features on the front page of the datasheet, but nowhere in the datasheet is there a description of how to implement it, or what it does.…
  • AD9954 power consumption on power down?

    Q I would like to know what is the AD9954's power cunsumption for each state on powerdown (refer to Table 9 of the datasheet, Rev.B A Please see estimated results attached for the AD9954 power…
  • AD9954's output compliance voltage dependencies?

    Q The limitation to AVDD +/-0.5V comes from the use of a transformer and the device itself. If I use a resistor the ouput compliance voltage windows will became AVDD to AVDD-0.5V ?so half of it? …
  • AD9954: DACP pin connected to AGND

    Q The datasheet of the AD9954 specifies that DACBP should be decoupled to Ground. It would make sense to me to decouple it to the Analog Ground rather than the Digital Ground. It is not specified in…
  • AD9954: Effect of REF CLK

    Q What is the RELATIVE level of the DDS ""spurious"" at DDS-Clock ( AD9954 at 400 MHz.) / 8 ,and DDS- Clock / 16 ? ( Ofcourse with no filtering but direct at R-DAC and single ended oputput ) Any measuremnts…
  • AD9954: RAM continuous recirculate mode, start phase information

    Q In the RAM continuous recirculate mode, what is the phase information at the very beginning of each sweep cycle? Does the phase reset to 0 at the beginning of each sweep cycle? A The RAM can…
  • AD9954: Spur at SYSCLK/4

    Q I have used AD9954 as a clock reference, but in the output of DDS, one spur which frequency is N*Fxtal/4 (N is the PLL multiplier)exists, would you help me how to eliminate this spur. A The frequency…
  • AD9954: Synchronization of 16 AD9954

    Q 1.Our design uses the two options described on datasheet page 30. I.e. synchronizing with SYNC_IN and SYNC_CLK signals AND a single crystal driving multiple (=16) AD9954s. Do you recommend using it…
  • AD9954: What is the relationship between the power consumption and the frequency of the system clock?

    Q What is the relationship between the power consumption and the frequency of the system clock? A Please refer to the results in the attached file. Attachments: AD9954_Eval_Board_Current_Draw…
  • the introduction document of AD9954 evaluation

    Q how can I get the AD9954 evaluation software introduction. A please see the attachment. Attachments: AD9954evaluationsoftwareintroduction.zip

Before You Switch


Switching languages will make ADI Explorer unavailable. Resume your session by switching back to English and reopening ADI Explorer.