AD9910: FAQ

  • Created
  • Updated
Was this helpful?
  • AD9910 and AD9912: Residual Phase Noise Definition and Measurement

    Q I used AD9852 as a LO, and found the AD9852's Phase noise is about -135dBc@ 1kHz . I want to know whether ADI have products which phase noise can reach -160dBc@1kHz? A The AD9912 is probably…
  • AD9910 Evaluation board driver for Win7

    Q Can the AD9910 evaluation board to load/work under windows 7. A Unfortunately, there's no immediate plans to update the AD9910 software for Win 7, 64-bit mode. However, if you have Win 7 (enterprize…
  • AD9910 frequency update rate

    Q I am hoping to use one of your DDS devices as a chirp generator in a radar system I am currently developing. 1) Am I correct in assuming that the AD9910 will allow me to generate a linear frequency…
  • AD9910: EVB R43 resistor value

    Q There is a question about the EVB of AD9910. Would you kindly tell me the function of the resistor in the circle. Is it used to do impedance match? If so, it should be 100ohm if the transmission line…
  • AD9910: output circuit clarification

    Q About the output circuit of the AD9910 eval board , after a deeper analysis, there are several inconsistencies and items that you may need to be aware of and I thought you'd find this discussion interesting…
  • AD9910: output filter design

    Q For AD9910, how do we get the LC parameter to build the 400MHz Low Pass Filter. Is there any software or equation that he can recommend to build the 180MHz Low Pass Filter? A We use the program…
  • AD9910: Programming through SPI-Interface

    Q When programming the AD9910 through the serial SPI interface can the ~CS line toggle between the instruction cycle and the data transfer cycle? A I would not recommend it, the SDO and SDIO pins…
  • AD9910: REFCLK termination

    Q In the AD9910's datasheet, it shows a circuit like Figure 1, used for LVPECL and LVDS input clock. For Termination, I am not sure how to consider it. For LVDS or LVPECL, I think the termination is…
  • AD9910: REFCLK termination 2

    Q igure 2 is three circuit options for LVDS termination. In the first circuit, the 100 ohm resistor is after the capacitor. But in our AD9910 datasheet, the 100 ohm resistor is before the capacitor.…
  • AD9910_Multichip SYNCHRONIZATION.

    Q About the synchronization problem, I think the reason is the two REFCLK of two AD9910 had the phase difference. If so, whether we can configure some registers in the AD9910 to remove the phase difference…

Before You Switch


Switching languages will make ADI Explorer unavailable. Resume your session by switching back to English and reopening ADI Explorer.