When the sysref pulse is generated, the feedback from the register shows that the clock output phase is unstable, but the oscilloscope can catch the clock pulse, is this normal?
groupUrl: https://ez.analog.com/cn/other/how-to-use-engineerzone/
- Home
- Blogs ⌵
- Browse ⌵
-
Support ⌵
- 3D ToF Depth Sensing
- A2B
- Aerospace and Defense (ADEF)
- Amplifiers
- Analog Microcontrollers
- Analysis Control Evaluation (ACE) Software
- Audio
- Clock and Timing
- Condition-Based Monitoring
- Data Converters
- Design Tools and Calculators
- Direct Digital Synthesis (DDS)
- Embedded Vision Sensing
- Energy Monitoring and Metering
- FPGA Reference Designs
- Industrial Ethernet
- Interface and Isolation
- Low Power RF Transceivers
- MEMS Inertial Sensors
- Motor Control Hardware Platforms
- Optical Sensing
- Power Management
- Precision Technology Signal Chains
- Processors and DSP
- Reference Designs
- RF and Microwave
- Signal Chain Power (SCP)
- Switches/Multiplexers
- Temperature Sensors
- Video
- Wide Band RF Transceivers
- Wireless Sensor Networks Reference Library
- About EZ
- More
- Cancel
