When the sysref pulse is generated, the feedback from the register shows that the clock output phase is unstable, but the oscilloscope can catch the clock pulse, is this normal?
When the sysref pulse is generated, the feedback from the register shows that the clock output phase is unstable, but the oscilloscope can catch the clock pulse, is this normal?
