你好，我想有一个AD7606模块，用FPGA驱动它，但是它只在程序运行的开头转换一次，之后再给convertAB低电平脉冲，busy引脚一直输出低电平，不再转换。请问是什么原因会造成这种情况？
groupUrl: https://ez.analog.com/cn/data-converters/
- Home
- Blogs ⌵
- Browse ⌵
-
Support ⌵
- 3D ToF Depth Sensing
- A2B
- Aerospace and Defense (ADEF)
- Amplifiers
- Analog Microcontrollers
- Analysis Control Evaluation (ACE) Software
- Audio
- Clock and Timing
- Condition-Based Monitoring
- Data Converters
- Design Tools and Calculators
- Direct Digital Synthesis (DDS)
- Embedded Vision Sensing
- Energy Monitoring and Metering
- FPGA Reference Designs
- Industrial Ethernet
- Interface and Isolation
- Low Power RF Transceivers
- MEMS Inertial Sensors
- Motor Control Hardware Platforms
- Optical Sensing
- Power By Linear
- Precision Technology Signal Chains
- Processors and DSP
- Reference Circuits
- RF and Microwave
- Signal Chain Power (SCP)
- Switches/Multiplexers
- Temperature Sensors
- Video
- Wide Band RF Transceivers
- Wireless Sensor Networks Reference Library
- My EZ
- More
- Cancel
