Question I'm using a AD9518-4 and using lvds for refin signals. In data sheet it is specified 250mV typical but I also want to know min and max voltage for lvds refin signals. Answer Generally, the min input amplitude sensitivity for an LVDS receiver is 500 mVpp differential, and it is typically 800 mVpp differential. The datasheet specification for Input Sensitivity means that AD9518-4 is fine with 1/2 of that 500 mVpp amplitude. Thus, the specification of 250 mVpp differential or 125 mVpp per leg.

English

Forums
Popular Forums
Product Forums
View All
Application Forums
Design Center Forums
Learn
Highlighted Webinar

COTS SoMs & Phased Array Solutions for Rapid RF Subsystem Integration
Accelerate RF Subsystem Integration with COTS SoMs and Phased Array Solutions. As building a subsystem from early prototype to full deployment is never...
Places
Libraries
Upcoming Learning & Events
- Humanoid Robotics: Deterministic Motion Control & Edge AI Systems
- Power Integrity for High Performance Measurement Systems
View All Webinars
Community Hub
Challenge Yourself!
View All
What's Brewing
View All
Places
Resources
View All
ContentZone
Visit ContentZone
Search content by industry or technology.

Blogs

Technical Articles

Tutorials

Videos

Webinars

Your ADI content all in one place.
View ContentZone
The Latest Read

JESD204 Bring-Up: From Link-Up to Data Integrity
This blog presents a structured bring-up methodology for the ZCU102 + ADRV9009 platform, stepping through each initialization phase in sequence and identifying...

New Release

Signal Chain Designer: DC Error Simulation
This video covers the DC error calculation capabilities of Signal Chain Designer. DC error is unique in that often requires calibration and has so many...

Recent Technical Insights

Calibration Implementation Techniques for Multichannel Phased Array Subsystems
Learn about phase-calibration techniques used for characterizing a 16 transmit and 16 receive X-band phased array subsystem based on a mixed-signal front...

EngineerZone

Clocks & Timers

Log In

User
Site
Search

OR

Ask a Question

Clocks & Timers

Documents AD9518-4: FAQ

Q&A
Docs/FAQs
Members
Tags
Cancel

Products Mentioned

AD9518-4 Recommended for New Designs
The AD9518-41Â The AD9518-41 provides a multi-output clock distribution function with subpicosecond jitter performance, along with an on-chip PLL and VCO...
Datasheet
AD9518-4 on Analog.com