Question Does this part have to be baked 24hours prior soldering it. Answer Only packages which exceed the recommended storage conditions should be baked before reflow soldering. The AD9951 has a Moisture Sensitivity Level rating of 3. If the part is removed from the drypack environment, its shelf life is 1 week before which it must be soldered or resealed in a drypack. Beyond this time it needs rebaking (125C +/- 5C/24 hours) as per the Jedec standard J-STD-20.

AD9511: Programming the device in RESET

Question While the device is in RESET is it possible to program any register to any value other than the default ? Answer It is not possible to program the AD9511 while it is in RESET state. This is because the RESETB pin (or the soft-reset bit) initiates a sequence of events, one of which is to reload the default values into the register map. So, even if you write new values into registers while holding RESET_B low, the reset operation which ensues when you release RESETB will load the default values (hardwired) into the registers - so the attempted programming will be ineffective. It is possible, however, to hold the outputs in a fixed (non-toggling) condition by holding the SYNCB signal low. First set the FUNCTION pin to act as SYNCB. Then, pull the FUNCTION pin low. All outputs which are not explicitly masked, or are divide-by-1 (divider bypassed) will stop toggling and assume a preset state. Upon releasing SYNCB, the outputs which were stopped will resume toggling, but synchronized according to their presets.

Want to use AD9510/11's DLD as our lock alarm, but it may not work properly if the reference disappears. Any solution?

Q We want to use the DLD as our lock alarm, but the datasheet suggests it might not work properly if the reference disappears. The PLL does not automatically recover if you enable the "loss of reference" detection circuit that is required to get a proper lock alarm. Any ideas how to overcome this? A The lock detect on the AD9510/11 is essentially the same as our ADF4xxx PLLs. It only detects a lock or unlock condition. For the lock detect indicator to operate correctly, a reference must be present. If the reference clock disappears, then the lock detector won’t detect that you have gone unlocked. This is documented on page 32 of the AD9510 datasheet. The AD9516/17/18/20/22 have been improved to provide a lock detect indicator that will work properly even when the reference goes away. The AD9510/11 have an early implementation of a holdover solution that tri-states the charge pump. However this circuit does not self reset like the AD9516/20/22 do – these later products use an entirely different holdover circuit. I believe that the only way to have a fully functional DLD (one that indicates unlock when the reference disappears) on the AD9510 is to use the analog lock detector with the associated external circuitry.

English

Forums
Popular Forums
Product Forums
View All
Application Forums
Design Center Forums
Learn
Highlighted Webinar

Fast-Track Certification: Leveraging IC Safety App Notes for Functional Safety Designs
Stop guessing, start certifying. Learn how to use IC safety application notes to streamline your FMEDA and meet IEC 61508 and ISO 13849 standards with...
Places
Libraries
Community Hub
Challenge Yourself!
View All
What's Brewing
View All
Places
Resources
View All
ContentZone
Visit ContentZone
Search content by industry or technology.

Blogs

Technical Articles

Tutorials

Videos

Webinars

Your ADI content all in one place.
View ContentZone
The Latest Read

A Systematic Checklist for RF Transceiver Testing
RF transceiver bring-up is the initial process of powering, configuring, and verifying a transceiver on new hardware to ensure basic functionality and...

New Release

Signal Chain Designer: DC Error Simulation
This video covers the DC error calculation capabilities of Signal Chain Designer. DC error is unique in that often requires calibration and has so many...

Recent Technical Insights

Phase Sync in Digital Phased Arrays Through Direct RF SamplingPart 1: The Basics
This article presents a methodology to synchronize multiple modular circuit boards, equipped with high speed data converters, to build a concept of a scalable...

EngineerZone

Clocks & Timers

Log In

User
Site
Search

OR

Ask a Question

Clocks & Timers

Documents AD9511: FAQ

Q&A
Docs/FAQs
Members
Tags
Cancel

Products Mentioned

AD9511 Recommended for New Designs
The AD9511 provides a multi-output clock distribution function along with an on-chip PLL core. The design emphasizes low jitter and phase noise to maximize...
Datasheet
AD9511 on Analog.com