Post Go back to editing

clock problem

Category: Software
Product Number: AD9082
Software Version: vivado 2018.3

Hello

We are using the AD9082 along with the ZCU102 evaluation board, based on the reference project provided by Analog Devices on GitHub (No-OS). we are using using AD9082 with a sampling rate 1550msps and clock rate of 387.5MHz . The HMC7044 is used to generate the clocks, and the internal PLL of the AD9082 is being utilized. The device has been functioning properly for the past month, and we have not encountered any issues during that period.

However, recently, we have started facing clock-related problems. Specifically, the Integrated Logic Analyzer (ILA) in Vivado, which is attached to the ADC and DAC clocks, is not displaying any data as the clocks seem to stop. During some power-on sequences, the ADC and DAC outputs are all zeros. At times, the DAC works, but the ADC clock fails to come up. We are experiencing a variety of combinations of this issue intermittently.

We are not using any external off-chip filters in the AD9082 clock path. The user guide for the AD9082 does mention the use of a filter in the clock path. We are concerned whether not using this filter could be causing the ADC and DAC clocks to not free run, leading to the issues we are observing.

Could you please provide guidance on how to resolve this problem?

Best regards

Thread Notes