I'm evaluating the AD9542. I've attached my CSO file and an image of my lab setup. The issue I've found is that two outputs of the same frequency on the same PLL channel have a large phase offset between them. The outputs are single ended, CML mode, 7.5mA, ac coupled to the o-scope with 50 ohm probes. Could you please advise?