Post Go back to editing

AD9516-3 output clk has very bad phase-noise, but input ref clk quality is fine enough

Hi, I'm having ad9516-3 output 2GHz clk(direct output from VCO), reference clk is 100MHz differential.

The input ref clk, output clk and ad9516 register configuration is showed in figures below. As we can see, phase noise of output clk is awfully bad...But we check our hardware and software and it seems the configuration is not wrong. What's your advice on how to indentify the reason and fix the problem? Thanks

Ref 100MHz clk, differential, picture below shows clk_p, clk_n is acturally the same(~800mV V-pp)

ad9516 out0_p side, awfully bad pahse noise