EVAL ADI-BERT

Dear Sir,

According to the document UG-551, if it's support the output jitters to 0.4 UI while external clock input (@ 8Gbps,40MHz) in mode 5 ?

Thanks in advance.

UG-551.pdf