According to the document UG-551, if it's support the output jitters to 0.4 UI while external clock input (@ 8Gbps,40MHz) in mode 5 ?
Thanks in advance.
Dear Mr. Chu,
Do you want to generate a PRBS pattern at 8Gbps, by referring to a 40MHz reference clock
in "mode 5" configuration, described in UG551?
If yes, you could have the PRBS pattern output with total jitter less than 0.4UI,
given your input reference clock satisfies the specifications defined in ADN2915 datasheet, table 3, and
the input clock total jitter is 0.6UI or better.
In a conservative way, I would say no, because the CDR recovered outputs, in the mode 5 case, could have the reference clock jitter "superimposed on" to ADN2915 generated jitters, after locked to the reference.
Therefore, to answer your question, what is your 40MHz clock jitter performance?
If your 40MHz clock is a crystal clean clock source, yes, ADN2915 will deliver an recovered 8Gbps PRBS
data with less than 0.4UI as you expected.
Hope these are what you need.