Please Help:  how to get the clk out from the AD9554

I just only use Ref A(19.2MHz), left the RefB/RefC/RefD open (I just put the 0.01MHz for refb due to the GUI ask for 1 input for the other 3Ref input),  4chanel total 8port output 167.33166MHz, the following fig shows, system clock is 49.152Mhz

Does these setting work for board?

this is 49.152MHz system clk (I just get the single-end data,which is differetial input)

here is the 19.2MHz clk for the Ref A input

   we am just debug the board use the AD9554 for the OTU2 ref clock,   the processor could access AD9554 by I2C port. and could get the Device ID, also could read and write Reg 0x200 and 0x201 ..

we don't  use the EPROM, so left the M-pin open.

we just set the register from register0x200~register0x365.

But there are no output clk at the portA/B/C, Is there any other setting we need to config to get the output clock from AD9554?

  

  

     we use the wizard to get the NonDefault register map(111 nondefault reg), last pic shows.  we only could set part of these reg, such as Reg0x200,Reg0x204,~reg0x346,  while we can not set the other regs,  from 0x400 to the end,

any clue why we can not change the nondefault register setting?

Is there any setting we should pay more attention?

Thank you in advance

  

 

  •   
  •      
Parents
  • Hi, Neil

        after check the reg value of the chip,it looks all the PLL locked, we use the osilliscope to test the output, no signal at the 4channel, any frequncy signal, not there

    Reg0xd01  = 0xF3

    Reg0xd02  = 0xF8

    Reg0xd20  = 0x0F

    Reg0xd21  = 0x00

    Reg0xd22  = 0x01

    Reg0xd23  = 0xa4

    Reg0xd24  = 0x92

    Reg0xd25  = 0x42

    Reg0xd26  = 0x21

    Reg0xd40  = 0x0F

    Reg0xd41  = 0x00

    Reg0xd42  = 0x01

    Reg0xd43  = 0xa3

    Reg0xd44  = 0xa7

    Reg0xd45  = 0x4c

    Reg0xd46  = 0x30

    while we configure the reg manually, then check the reg, find the PLL not lock, as the following reg shows, while

    at the output, oscilliscope could measure the frequncy signal.

    Reg0xd01  =  C3

    Reg0xd02  = 0x07

    Reg0xd20  = 0x06

    Reg0xd21  = 0x01

    Reg0xd22  = 0x02

    Reg0xd23  = 0x00

    Reg0xd24  = 0x00

    Reg0xd25  = 0x00

    Reg0xd26  = 0x00

     

    Then tried the command  'calibrate all' command and then a 'sync all'. then check the reg,

    Reg0xd01  =  C3

    Reg0xd02  = 0x07

    Reg0xd20  = 0x06

    Reg0xd21  = 0x01

    Reg0xd22  = 0x01

    Reg0xd23  = 0xa3

    Reg0xd24  = 0x44(can nor remember value)

    Reg0xd25  = 0x35 (can nor remember value)

    Reg0xd26  = 0x00 (can nor remember value)

    there are still have the signal at the output.

    lease help, when LOCKed,no output, when out of locked, do have some output signal.

    what happen to the setting?

    Thans,  Jizhong

Reply
  • Hi, Neil

        after check the reg value of the chip,it looks all the PLL locked, we use the osilliscope to test the output, no signal at the 4channel, any frequncy signal, not there

    Reg0xd01  = 0xF3

    Reg0xd02  = 0xF8

    Reg0xd20  = 0x0F

    Reg0xd21  = 0x00

    Reg0xd22  = 0x01

    Reg0xd23  = 0xa4

    Reg0xd24  = 0x92

    Reg0xd25  = 0x42

    Reg0xd26  = 0x21

    Reg0xd40  = 0x0F

    Reg0xd41  = 0x00

    Reg0xd42  = 0x01

    Reg0xd43  = 0xa3

    Reg0xd44  = 0xa7

    Reg0xd45  = 0x4c

    Reg0xd46  = 0x30

    while we configure the reg manually, then check the reg, find the PLL not lock, as the following reg shows, while

    at the output, oscilliscope could measure the frequncy signal.

    Reg0xd01  =  C3

    Reg0xd02  = 0x07

    Reg0xd20  = 0x06

    Reg0xd21  = 0x01

    Reg0xd22  = 0x02

    Reg0xd23  = 0x00

    Reg0xd24  = 0x00

    Reg0xd25  = 0x00

    Reg0xd26  = 0x00

     

    Then tried the command  'calibrate all' command and then a 'sync all'. then check the reg,

    Reg0xd01  =  C3

    Reg0xd02  = 0x07

    Reg0xd20  = 0x06

    Reg0xd21  = 0x01

    Reg0xd22  = 0x01

    Reg0xd23  = 0xa3

    Reg0xd24  = 0x44(can nor remember value)

    Reg0xd25  = 0x35 (can nor remember value)

    Reg0xd26  = 0x00 (can nor remember value)

    there are still have the signal at the output.

    lease help, when LOCKed,no output, when out of locked, do have some output signal.

    what happen to the setting?

    Thans,  Jizhong

Children
No Data