Important: For full functionality of this site it is necessary to enable JavaScript. Here are the instructions how to enable JavaScript in your web browser.

Clock and Timing

Clock and Timing requires membership for participation - click to join

Recent Content Q&A

Not Answered

AD9542 Temperature Compensation 0

18 views

1 reply
on Aug 12 2022
by pminc48
Answered

AD9528 gerber files +1

301 views

7 replies

on Aug 12 2022 by bugra02
Not Answered

generate Sinc pulse with AD9915 and FPGA 0

60 views

0 replies

on Aug 11 2022 by Eris-RF
Suggested Answer

The output of AD9542 contains harmonics of 122.88MHz 0

26 views

3 replies
on Aug 11 2022
by pminc48
Not Answered

ADN2812 Problem in Data and Clock recovery 0

11 views

0 replies

on Aug 11 2022 by saif
Not Answered

LTC6957 - Active input signal while VCC & V+ are powered off 0

22 views

0 replies

on Aug 10 2022 by NirAlon
Not Answered

AD9523-1 Power-up error 0

58 views

4 replies
on Aug 10 2022
by pminc48
Suggested Answer

When AD9542 sets Mx as the PLL lock status indicator, ACE reports an error 0

20 views

1 reply
on Aug 10 2022
by pminc48
Not Answered

ADF4372 SCLK Falling Edge to Data Out (Muxout) Valid Delay (Taccess) 0

36 views

1 reply

on Aug 8 2022 by lithelycanthrope
Not Answered

AD9542 Eval Board I2C jumper settings 0

157 views

6 replies

on Aug 8 2022 by slasch

Answered Questions

Answered

AD9528 gerber files +1

301 views

7 replies

on Aug 12 2022 by bugra02
Answered

Output shape issue with AD9542 0

74 views

3 replies

on Aug 3 2022 by abaks
Answered

AD9528: Does PLL1 really need to be locked when PLL2 is in Locked State ? 0

136 views

8 replies

on Aug 2 2022 by MKS3134
Answered

LTC6993-1 internal short from Output pin to Div pin 0

62 views

1 reply
on Jul 19 2022
by Doug LaPorte
Answered

AD9576 PLL0 & PLL1 sync 0

65 views

1 reply
on Jul 18 2022
by pminc48

Recent Activity