Clock and Timing

Clock and Timing requires membership for participation - click to join

Discussions and FAQs regarding Clock & Timing. Please read the Analog Devices EngineerZone Code of Conduct before posting.

Recent Content Q&A

Not Answered

problem with Low output voltage level in hmc7043 0

7 views

3 replies

on 23 Jan 2020 by $@E
Suggested Answer

The noise calculation equations in HMC7044 datasheet is wrong 0

18 views

1 reply
on 23 Jan 2020
by kudret.unal
Not Answered

ADIsimCLK zip file is corrupt 0

12 views

1 reply

on 15 Jan 2020 by JLiao646
Not Answered

How to align (synchronize) the outputs of two AD9516-1 0

51 views

3 replies
on 14 Jan 2020
by pminc48
Not Answered

Conversion of a 1PPS GPS Signal to LVDS? 0

17 views

1 reply
on 14 Jan 2020
by ChrisPearson
Not Answered

Crystal Oscillator circuit in LTC6957 datasheet 0

27 views

2 replies

on 13 Jan 2020 by EDuque
Answered

AD9517-3 differential clock input in REFIN is lost 0

141 views

9 replies
on 9 Jan 2020
by pminc48
Not Answered

HMC7043 unable to output normally when the frequency is higher than 1GHz 0

42 views

2 replies

on 9 Jan 2020 by Jijuxia
Not Answered

Using the ADCLK950 for a pulsed application / random pulse patterns. 0

47 views

3 replies
on 8 Jan 2020
by pminc48
Not Answered

LTC1068- Filter design calculation 0

268 views

1 reply

on 8 Jan 2020 by IPerez140

Answered Questions

Answered

AD9517-3 differential clock input in REFIN is lost 0

141 views

9 replies
on 9 Jan 2020
by pminc48
Answered

HMC7043 & HMC7044 Bias Settings +1

96 views

4 replies

on 2 Jan 2020 by Nutan
Answered

Difference between DCLK profile and SYSREF profile? +1

68 views

2 replies

on 26 Dec 2019 by alminium
Answered

Multiple HMC7044s synchronization 0

107 views

1 reply

on 24 Dec 2019 by MaoErrr
Answered

AD9544 Configuration 0

352 views

12 replies

on 23 Dec 2019 by JMJEngineeringConsulting

Recent Activity