




AMPLEON

ADRV9029 DPD results with Ampleon PA

Part No: BLM10D3438_35AB



ADRV9029 Evaluation Board with on-chip Digital Predistortion Solution

Introduction:

In this report, we present DPD results using the ADRV9029 on-chip DPD using the following setup configuration:

User Case: 51C_Non-LinkSharing

Sampling rate: 245.76Msps

JESD Lane rate: 16.22016Gbps

DFE (CFR ,DPD): Enabled

LOL correction: Enabled

Ampleon PA test conditions

Transceiver	ADRV9029
Power Amplifier	BLM10D3438 35AB
Driver Amplifier	Mini-circuit ZVA-183-S+
Application	M-MIMO
Output power	38.08 dBm (6.43 Watt)
PA Type	LDMOS
Frequency Range	3850 MHz
Gain	33.79 dB
Drain Efficiency %	34.95% @38.00 dBm
P3dB	46.00 dBm
Bandwidth Tested	5x20 MHz 100 MHz LTE
ACLR	-50.8 dBc
Supply Voltage	30V

Test setup




Fig. 1 ADI DPD Test Set up.

Note: The reports published are measurements done on single PA using ADI test environment. that there can be slight DPD performance difference due to part-to-part variations. PA vendors might release other versions of this same EVB with enhanced efficiency and linearity performance. Also, using a custom PA design based on this PA part number may results in different DPD performance.

The Driver amplifier used is the Mini-circuit ZVA-183-S+. Customers may use different components in their DPD setups. However, careful component selection needs to be performed in order to be able to reproduce the DPD results published in this report.

We encourage our customers to evaluate the ADRV9029 DPD performance using evaluation board using the test conditions in this report. It is important to start by testing the evaluation board provided by the PA vendor with the recommended bias values and duplicate the DPD results in this report before proceeding with the custom PA design. Note that all the performance levels in this report are obtained by running DPD using the model library available in the below link:

https://wiki.analog.com/resources/eval/user-guides/adrv9029/dpd_model_optimization

Summary


BLM10D3438_35AB test conditions are:

- Center Frequency: 3850 MHz
- Efficiency: 34.95%
- Average Output Power: 38.08 dBm (6.43 Watt)
- Test signal: 5x20 MHz 100 MHz LTE Signal with 7.2 dB PAR.
- Bias Conditions: Vdd =30V, Idqc =41mA, Vgs_carr =1.995V, Vgs_P =1.545V

Test Results

Case 1: Test Signal: LTE 5x20MHz 100MHz (PAR = 7.2 dB), Output Power: 38.03 dBm, Band: 3850MHz

Post DPD results:



						Open Loop [Pre-DPD]				Closed Loop [Post-DPD]			
Freq: [MHz]	Pout [dBm]	DE [%]	Gain [dB]	VDD [V]	IDD I[A]	ACP_Lo [dBc]	ACP_Hi [dBc]	ALT1_lo [dBc]	ALT1_hi [dBc]	ACP_LO [dBc]	ACP_HI [dBc]	ALT1_lo [dBc]	ALT1_hi [dBc]
3850	38.08	34.95	33.79	30	0.613	-31.20	-31.80	-42.60	-40.10	-51.10	-50.80	-52.50	-51.50

Conclusion

- The ADRV9029 on-chip, with DPD and CFR engines enabled, power consumption estimate is around 6.8 W in TDD mode. The power consumption can be reduced by lowering the sampling speed and saving JESD resources. Using the Zero IF architecture with an operating bandwidth of 200MHz, the ADRV2029 consumes lower power when compared to RFDAC transceiver architecture solutions.