




ADRV9029 DPD results with NXP PA Part No: AFSC5G26E39



ADRV9029 Evaluation Board with on-chip Digital Predistortion Solution

Introduction:

In this report, we present DPD results using the ADRV9029 on-chip DPD using the following setup configuration:

User Case: 51C_Non-LinkSharing

Sampling rate: 245.76Msps

JESD Lane rate: 16.22016Gbps

DFE (CFR ,DPD): Enabled

LOL correction: Enabled

NXP PA test conditions

Transceiver	ADRV9029
Power Amplifier	AFSC5G26E39
Driver Amplifier	Mini-circuit ZVA-183-S+
Application	M-MIMO
Output power	39 dBm (7.9 Watt)
PA Type	LDMOS
Frequency Range	2496-2690 MHz
Gain	28 dB
Drain Efficiency %	41.8
P3dB	48dBm
Bandwidth Tested	LTE 5x20MHz 100MHz,8x20MHz 160MHz ,10x20 200MHz
ACLR	-56.1 (5*20 100MHz LTE)
Supply Voltage	48V

Test setup




Fig. 1 ADI DPD Test Set up.

Note: The reports published are measurements done on single PA using ADI test environment. that there can be slight DPD performance difference due to part-to-part variations. PA vendors might release other versions of this same EVB with enhanced efficiency and linearity performance. Also, using a custom PA design based on this PA part number may results in different DPD performance.

The Driver amplifier used is the Mini-circuit ZVA-183-S+. Customers may use different components in their DPD setups. However, careful component selection needs to be performed in order to be able to reproduce the DPD results published in this report.

We encourage our customers to evaluate the ADRV9029 DPD performance using evaluation board using the test conditions in this report. It is important to start by testing the evaluation board provided by the PA vendor with the recommended bias values and duplicate the DPD results in this report before proceeding with the custom PA design. Note that all the performance levels in this report are obtained by running DPD using the model library available in the below link:

https://wiki.analog.com/resources/eval/user-guides/adrv9029/dpd_model_optimization

Summary


AFSC5G26E39 has been tested for :

- Center Frequency: 2600 MHz
- Efficiency: 37%
- Average Output Power: 39 dBm (7.9 Watt)
- Test signal: LTE 5x20MHz 100MHz,8x20MHz 160MHz ,10x20 200MHz
- Bias Conditions : Vdd=27V, Idq = 87 mA, Vgc1=5 V, Vgc2=2.7V, Vgp1=1.45V, Vgp2=1.25V

Test Results

1. Case 1 : Test Signal : 5x20 MHz 100MHz LTE (PAR = 8dB), Output Power : 39 dBm, Frequency :2600MHz

Post DPD Results :



Freq(MHz)	Pout (dBm)	DE (%)	VDD (V)	IDD (I)	Open Loop [Pre-DPD]				Closed Loop [Post-DPD]			
					ACP_lo [dBc]	ACP_Hi [dBc]	ALT1_lo [dBc]	ALT1_hi [dBc]	ACP_LO [dBc]	ACP_HI [dBc]	ALT1_lo [dBc]	ALT1_hi [dBc]
2600	39.18	38.62	27	0.794	-25.7	-21.8	-27.9	-23.2	-57.5	-56.1	-58.2	-56.9

ADRV9029- NXP PA test report

Case 2 : Test Signal : LTE 8x20MHz 160MHz (PAR = 8dB), Output Power: 39.18dBm, Band41:2600MHz

Post DPD results:




					Open Loop [Pre-DPD]				Closed Loop [Post-DPD]			
Freq(MHz)	Pout (dBm)	DE (%)	VDD (V)	IDD (I)	ACP_lo [dBc]	ACP_Hi [dBc]	ALT1_lo [dBc]	ALT1_hi [dBc]	ACP_LO [dBc]	ACP_Hi [dBc]	ALT1_lo [dBc]	ALT1_hi [dBc]
2600	39.18	38.05	27	0.806	-26.6	-20.91	-27.81	-27.63	-53.71	-52.3	-53.89	-52.48

ADRV9029- NXP PA test report

Case 3: Test Signal: LTE 10x20MHz 200MHz (PAR = 8dB), Output Power: 38.95dBm, Band 41: 2600MHz

Post DPD results:



					Open Loop [Pre-DPD]				Closed Loop [Post-DPD]			
Freq(MHz)	Pout (dBm)	DE (%)	VDD (V)	IDD (I)	ACP_lo [dBc]	ACP_Hi [dBc]	ALT1_lo [dBc]	ALT1_hi [dBc]	ACP_LO [dBc]	ACP_Hi [dBc]	ALT1_lo [dBc]	ALT1_hi [dBc]
2600	38.95	37.05	27	0.785	-27.15	-20.67	-28.14	-21.05	-50.53	-49.03	-50.09	-48.78

Conclusion

The ADRV9029 on-chip, with DPD and CFR engines enabled, power consumption estimate is around 6.8 W in TDD mode. The power consumption can be reduced by lowering the sampling speed and saving JESD resources. Using the Zero IF architecture with an operating bandwidth of 200MHz, the ADRV2029 consumes lower power when compared to RFDAC transceiver architecture solutions.