




ADRV9029 DPD results with NXP PA Part No: AFSC5G26E37



ADRV9029 Evaluation Board with on-chip Digital Predistortion Solution

Introduction:

In this report, we present DPD results using the ADRV9029 on-chip DPD using the following setup configuration:

User Case: 51C_Non-LinkSharing

Sampling rate: 245.76Msps

JESD Lane rate: 16.22016Gbps

DFE (CFR ,DPD): Enabled

LOL correction: Enabled

NXP PA test conditions

Transceiver	ADRV9029
Power Amplifier	AFSC5G26E37
Driver Amplifier	Mini-circuit ZVA183-S+
Application	M-MIMO
Output power	37 dBm (5 Watt)
PA Type	LDMOS
Frequency Range	2300-2400 MHz
Gain	32.40
Drain Efficiency %	45.50
P3dB	44.7 dBm
Bandwidth Tested	LTE 5x20MHz 100MHz,
ACLR	-48 dBc
Supply Voltage	30V

Test setup




Fig. 1 ADI DPD Test Set up.

Note: The reports published are measurements done on single PA using ADI test environment. that there can be slight DPD performance difference due to part-to-part variations. PA vendors might release other versions of this same EVB with enhanced efficiency and linearity performance. Also, using a custom PA design based on this PA part number may results in different DPD performance.

The Driver amplifier used in Fig. 1 is broadband Mini-circuit ZVA-183-S+. Customers may use different components in their DPD setups. However, careful component selection needs to be performed in order to be able to reproduce the DPD results published in this report.

In Fig. 1, the Doherty Amplifier AFSC5G26E37 is loaded with high power attenuator presenting a max VSWR of 1.15 to not detune the PA from its optimum tuning.

We encourage our customers to evaluate the ADRV9029 DPD performance using evaluation board using the test conditions in this report. It is important to start by testing the evaluation board provided by the PA vendor with the recommended bias values and duplicate the DPD results in this report before proceeding with the custom PA design. Note that all the performance levels in this report are obtained by running DPD using the model library available in the below link:

https://wiki.analog.com/resources/eval/user-guides/adrv9029/dpd_model_optimization

Summary


AFSC5G26E37 test conditions are:

- Center Frequency: 2550, 2600, 2650MHz
- Efficiency: 45.5%
- Average Output Power: 36.5 dBm (4.46 Watt)
- Test signal: LTE 5x20MHz 100MHz
- Bias Conditions : Vdd =30V, Vgc1=5V, Vgc2=3.0V, Idqc_tot=55mA, Vgp1=1.65V, Vgp2=1.4V.

Test Results

Case 1: Test Signal: LTE 5x20MHz 100MHz (PAR = 8dB), Output Power: 37dBm, Band 41:2550MHz

Post DPD results:




						Open Loop [Pre-DPD]				Closed Loop [Post-DPD]			
Freq:	Pout	DE	Gain	VDD	IDD	ACP_Lo	ACP_Hi	ALT1_lo	ALT1_hi	ACP_LO	ACP_HI	ALT1_lo	ALT1_hi
MHz	[dBm]	[%]	[dB]	[V]	[A]	[dBc]	[dBc]	[dBc]	[dBc]	[dBc]	[dBc]	[dBc]	[dBc]
2550	37.08	42.20	33.70	30	0.410	-23.30	-25.10	-24.70	-27.2	-49.1	-48.5	-48.5	-48.1

ADRV9029- NXP PA test report

Case 2: Test Signal: LTE 5x20MHz 100MHz (PAR = 8dB), Output Power: 37dBm, Band 41:2600MHz

Post DPD results:




ADRV9029- NXP PA test report

Case 3: Test Signal: LTE 5x20MHz 100MHz (PAR = 8dB), Output Power: 37dBm, Band 41:2650MHz

Bias Conditions : Vdd =30V, Vgc1=5V, Vgc2=3.0V, Idqc_tot=55mA, Vgp1=1.68V, Vgp2=1.55V

Post DPD results:



Freq: MHz	Pout [dBm]	DE [%]	Gain [dB]	VDD [V]	IDD [A]	Open Loop [Pre-DPD]				Closed Loop [Post-DPD]			
						ACP_Lo [dBc]	ACP_Hi [dBc]	ALT1_lo [dBc]	ALT1_hi [dBc]	ACP_LO [dBc]	ACP_HI [dBc]	ALT1_lo [dBc]	ALT1_hi [dBc]
2650	37.15	39.66	33.28	30	0.436	-26.60	-32.80	-27.90	-34.80	-50.80	-50.80	-51.80	-52.10

Conclusion

- The ADRV9029 on-chip, with DPD and CFR engines enabled, power consumption estimate is around 6.8 W in TDD mode. The power consumption can be reduced by lowering the sampling speed and saving JESD resources. Using the Zero IF architecture with an operating bandwidth of 200MHz, the ADRV2029 consumes lower power when compared to RFDAC transceiver architecture solutions.