




# Calculating the RC filter Bandwidth

$$V_{in} = V_{peak} * \sin(2 * \pi * f_{in} * t)$$


- ◆ Cap DAC disconnected from input during  $t_{conv}$
- ◆ Max rate of change =  $2\pi f_{in} V_{peak}$
- ◆ Amount signal moves during conversion  $V_{step} = 2\pi f_{in} V_{peak} t_{conv}$
- ◆ Min step  $\sim 100mV$



# Calculating the RC filter Bandwidth

$$\begin{aligned} Q_{\text{total}} &= (C_{\text{EXT}} + C_{\text{DAC}}) \times V_{\text{pre}} + C_{\text{EXT}} \times V_{\text{step}} \\ &= C_{\text{EXT}} \times V_{\text{in}} + C_{\text{DAC}} \times V_{\text{pre}} \\ &= C_{\text{EXT}} \times (V_{\text{in}} - \Delta V) + C_{\text{DAC}} \times (V_{\text{in}} - \Delta V) \end{aligned}$$

$$\Delta V = C_{\text{DAC}} / (C_{\text{EXT}} + C_{\text{DAC}}) * V_{\text{step}}$$




- ◆ Charge sharing at beginning of acquire
- ◆  $C_{\text{EXT}}$  usually  $\gg C_{\text{DAC}}$ , typically  $\sim 100$  times
- ◆ Step is attenuated by  $\frac{C_{\text{DAC}}}{C_{\text{EXT}} + C_{\text{DAC}}}$
- ◆ Time to settle the remaining step is the reverse settling time


# Calculating the RC filter Bandwidth

$$\begin{aligned}
 Q_{\text{total}} &= (C_{\text{EXT}} + C_{\text{DAC}}) \times V_{\text{pre}} + C_{\text{EXT}} \times V_{\text{step}} \\
 &= C_{\text{EXT}} \times V_{\text{in}} + C_{\text{DAC}} \times V_{\text{pre}} \\
 &= C_{\text{EXT}} \times (V_{\text{in}} - \Delta V) + C_{\text{DAC}} \times (V_{\text{in}} - \Delta V) \\
 \Delta V &= C_{\text{DAC}} / (C_{\text{EXT}} + C_{\text{DAC}}) * V_{\text{step}}
 \end{aligned}$$


End of Previous Acquisition



Forward Settled




Reverse Settled




# Calculating the RC filter Bandwidth

- ◆ Need to settle remaining step to a half lsb within  $t_{acq}$
- ◆ Number of time constants  $N_{TC}$  calculated for exponential settling
- ◆ The required RC time constant ( $\tau$ ) is the acquire time divided by number of time constants
- ◆ Or RC BW =  $\frac{1}{2\pi\tau}$



# RC Calculation Example




RC filter using AD7980 16-bit, 1-MSPS ADC.

- ◆ **Max Voltage step before attenuation** =  $2\pi(100\text{kHz})(2.5\text{V})(710\text{nS}) = 1.115\text{V}$
- ◆ **Assume  $C_{\text{EXT}} = 2.7\text{nF}$ . Attenuated  $V_{\text{step}}$**  =  $\frac{1.115\text{V}(27\text{pF})}{2.7\text{nF} + 27\text{pF}} = 11.042\text{mV}$
- ◆ **Calculate number of time constants**  $N_{\text{TC}} = \ln\left(\frac{11.042\text{mV}}{\frac{5\text{V}}{2^{16+1}}}\right) = 5.668$
- ◆ **RC time constant**  $\tau = \frac{290\text{nS}}{5.668} = 51.16\text{nS} \Rightarrow \text{BW} = 3.11\text{ MHz}, R_{\text{EXT}} = 18.9\text{ohm}$


# Multiplexed Input Considerations

- ◆ Large step (up to full-scale) when switching channels
- ◆ Step size is 5V in this case
- ◆ RC BW = 3.93 MHz (40.5ns) R=15, C=2.7nF
- ◆ Forward settling require **12** TC for 16 bit
- ◆ Forward settling = **486ns** <  $t_{conv}$  (710ns)





Multiplexed setup

**AD7980**  
**16-bit 1MSPS**



# R and C values considerations



- ◆  **$C_{EXT}$  attenuates 'kick', typically couples of nF**
- Too large leads to instability of driver
- Low voltage, low frequency coef NP0 caps
- ◆  **$R_{EXT}$  helps amp drive  $C_{EXT}$**
- Too small degrades phase margin of driver => instability or ringing
- Too large results in increased distortion. May be ok for lower  $f_{in}$
- ◆ **Low  $R_{EXT}$  requires low  $R_{out}$  amplifier**