

8

7

6

5

4

3

2

1

REVISIONS

REV	DESCRIPTION	DATE	APPROVED
A	PRELIMINARY RELEASE	10OCT12	DML
B	GENERAL REVISED	10APR13	DML
C	REVISED PLANES	02DEC13	DML

D

D

C

C

B

B


A

A

# AD9656 CUSTOMER EVAL BOARD

## THOR-BASED 16 BIT 125 MSPS ADC

### WITH JESD204B SERIAL OUTPUTS

	SCHEMATIC		
	CUSTOMER EVALUATION PCB AD9656		
	DESIGN VIEW -	DRAWING NO. 02_035104	REV C
PTD ENGINEER S. GIBBS	SIZE <b>D</b>	SCALE 1:1	SHEET 1 OF 7

8

7

6

5

4

3


2

1

# AD9656 POWER

WALWART 6V POWER SUPPLY INPUT

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED



NUMBER OF DECOUPLING CAPS CAN BE VARIED DEPENDING ON LAYOUT IF NECESSARY

SUPPLY MEASUREMENT POINTS IN A ROW, IN OPEN SPACE NEAR DUT

- 1.8V\_DRVDD TP205 WHT
- 1.8V\_DVDD TP206 WHT
- 1.8V\_DUT\_AVDD TP207 WHT
- 1.8V\_DRVDD TP208 WHT
- 2.5V\_AUX TP209 WHT
- 3.3V\_DIG TP209 WHT

## SUPPLY REGULATORS






	SCHEMATIC		
	CUSTOMER EVALUATION PCB AD9656		
DESIGN VIEW	DRAWING NO.	REV	
-	02_035104	C	
PTD ENGINEER	SIZE	SCALE	
S. GIBBS	D	1:1	SHEET 2 OF 7

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED




# AD9656 DUT

## DECOUPLING CAPACITORS

ALL SUPPLY PINS SHOULD BE INDEPENDENTLY DECOUPLED UNDER PINS ON THE BOTTOM OF PCB



## VREF SELECT (WITHIN 1" OF DUT)




SCHEMATIC			
ANALOG DEVICES		CUSTOMER EVALUATION PCB AD9656	
DESIGN VIEW -	DRAWING NO. 02_035104	REV C	
PTD ENGINEER S. GIBBS	SIZE 1:1	SHEET 3 OF 7	

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED


# AD9656 ENCODE CLK CIRCUITRY

## CLOCK INPUT




NOTE: PUT UNDERNEATH TO MINIMIZE TRACE LENGTH

## ENCODE CLK TO FPGA (DIVIDED)




## EEPROM - BOARD ID




## EEPROM - BOARD ID

## DUTY CYCLE SKEW CKT




## OPTIONAL XTAL OSC CLOCK SOURCE



ANALOG DEVICES		SCHEMATIC		
CUSTOMER EVALUATION PCB AD9656		DESIGN VIEW -	DRAWING NO. 02_035104	REV C
PTD ENGINEER S. GIBBS		SIZE D	SCALE 1:1	SHEET 4 OF 7

# AD9656 ANALOG INPUT CIRCUITS



REVISIONS			
REV	DESCRIPTION	DATE	APPROVED



	<b>SCHEMATIC</b>		
	CUSTOMER EVALUATION PCB AD9656		
	DESIGN VIEW -	DRAWING NO. 02_035104	REV C
	PTD ENGINEER S. GIBBS	SCALE 1:1	SHEET 5 OF 7

# SPI AND MULTIPLIER

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED



	<b>SCHEMATIC</b>		
	CUSTOMER EVALUATION PCB AD9656		
	DESIGN VIEW -	DRAWING NO. 02_035104	REV C
	PTD ENGINEER S. GIBBS	SIZE D	SCALE 1:1
		SHEET 6 OF 7	

