


AD916x MCS Procedure

Biao Huang


May 06, 2020




Sysref Receiver Diagram



AD916x MCS Procedure



Clock Distribution



One SYSREF Pulse to Synchronize the System

- ▶ SYSREF shall be DC-coupling
- ▶ SYSREF pulses shall arrive at the pins simultaneously across multiple chips.
- ▶ Readback SYSREF phase. The reg0x37[7:4] SPI readbacks are 0b0000, 0b1000m 0b1100 and 0b1110. these represent 4 phases.
 - Use phase 0 as the base
 - Get the delta of all the chips referring to phase 0.
- ▶ Then use FPGA programable Delay Filter to compensate the offset

One SYSREF Pulse to Synchronize the System

- ▶ SYSREF shall be DC-coupling
- ▶ SYSREF pulses shall arrive at the pins simultaneously across multiple chips.
- ▶ Readback SYSREF phase. The reg0x37[7:4] SPI readbacks are 0b0000, 0b1000m 0b1100 and 0b1110. these represent 4 phases.
 - Use phase 0 as the base
 - Get the delta of all the chips referring to phase 0.
- ▶ Then use FPGA programable Delay Filter to compensate the offset

Multiple Pulses to Synchronize the System

- ▶ Use phase 0 as baseline
- ▶ Toggle the clock or reboot the chip to reset the DIV4 divider, then readback sysref phase
 - If phase 0, move on.
 - Else repeat the process.
- ▶ If the NCO frequency is integer multiple of LMFC, stop here. All the chips should be already synchronized.
- ▶ If the NCO isn't the integer multiple of LMFC, issue one extra SYSREF pulse.
 - The extra SYSREF pulses shall arrive at chips simultaneously.