



# SFP CONTROL, PARALLEL IOS & SYNC CONTROL

BANK 16 ; VCCO 3V3







XC7K325T-1FFG9001

BANK 15 ; VCCO 1V8




XC7K325T-1FFG9001


## OFF PAGE CONNECTIONS




## LVDS DRIVER AND RECEIVER




## DATA-ACQ TRANSMITTER




## DATA-ACQ RECEIVER



## SLOT-ID BUFFERS




## Test LEDs




# CLK SYNC CONTROL & I2C INTERFACE

## BANK 18; VCCO 3V3




## CLOCK TERMINATIONS




Cad Note: Place the terminations close to FPGA


## Default Pull-Ups




## Off- Page Connections




## I2C BUFFERS




## BACKPLANE MUTE IN



## BACKPLANE MUTE OUT





# SYSTEM CLOCK SYNCHRONIZER AD9547



## AD9547 Signals

- CLKOUT\_0P >> CLKOUT\_0P [13]
- CLKOUT\_0N >> CLKOUT\_0N [13]
- CLKOUT\_1P >> CLKOUT\_1P [13]
- CLKOUT\_1N >> CLKOUT\_1N [13]
- REFAA\_CLK >> REFAA\_CLK [11]
- REFAA\_CLK >> REFAA\_CLK [11]
- REFB\_CLK >> REFB\_CLK [11]
- REFB\_CLK >> REFB\_CLK [11]
- CLKSYNC\_INT\_REQ >> CLKSYNC\_INT\_REQ [13]
- CLKSYNC\_RST >> CLKSYNC\_RST [13]
- CLKSYNC\_M0 >> CLKSYNC\_M0 [11]
- CLKSYNC\_M1 >> CLKSYNC\_M1 [11]
- CLKSYNC\_M2 >> CLKSYNC\_M2 [11]
- CLKSYNC\_M3 >> CLKSYNC\_M3 [11]
- CLKSYNC\_M4 >> CLKSYNC\_M4 [11]
- CLKSYNC\_M5 >> CLKSYNC\_M5 [11]
- CLKSYNC\_M6 >> CLKSYNC\_M6 [11]
- CLKSYNC\_M7 >> CLKSYNC\_M7 [11]
- CLKSYNC\_SDIO >> CLKSYNC\_SDIO [13]
- CLKSYNC\_SCLK\_SCL >> CLKSYNC\_SCLK\_SCL [13]
- CLKSYNC\_CSn\_SDA >> CLKSYNC\_CSn\_SDA [13]
- CLKSYNC\_SDO >> CLKSYNC\_SDO [13]

## FILTER



## DECAPS

