




Title		
Size	Number	Revision
A3		
Date:	2016-2-1	Sheet of
File:	E:\项目\1\AUDIO_IN.SchDoc	Drawn By:









Title		
Size	Number	Revision
A3		
Date:	2016-2-1	Sheet of
File:	E:\项目\ADC&DAC.SchDoc	Drawn By:




Title		
Size	Number	Revision
A3		
Date:	2016-2-1	Sheet of
File:	E:\项目\ADSP\SchDoc	Drawn By:



Title		
Size	Number	Revision
A3		
Date:	2016-2-1	Sheet of
File:	E:\项目\1_CPU-P1_SchDoc	Drawn By:



Title		
Size	Number	Revision
A3		
Date:	2016-2-1	Sheet of
File:	E:\项目\1_CPU-P2_SchDoc	Drawn By:



LED DRIVER

Title		
Size	Number	Revision
A3		
Date:	2016-2-1	Sheet of
File:	项目\11.LEDS.SchDoc	Drawn By:

MCU FSMC D0	1	2	MCU FSMC D1
MCU FSMC D2	3	4	MCU FSMC D3
MCU FSMC D4	5	6	MCU FSMC D5
MCU FSMC D6	7	8	MCU FSMC D7
MCU FSMC D8	9	10	MCU FSMC D9
MCU FSMC D10	11	12	MCU FSMC D11
MCU FSMC D12	13	14	MCU FSMC D13
MCU FSMC D14	15	16	MCU FSMC D15
MCU FSMC_NE2(RESET)	17	18	MCU FSMC_NE1(CS)
DGND	19	20	DGND

Header 10X2

DGND	1	2	DGND
MCU_SDIO_CMD	3	4	MCU_SDIO_CLK
MCU_SDIO_D0	5	6	MCU_SDIO_D1
MCU_SDIO_D2	7	8	MCU_SDIO_D3
DGND	9	10	DGND
MCU_PWR_5V	11	12	MCU_PWR_5V
MCU_FSMC_NWE(WR)	13	14	MCU_FSMC_NOE(RD)
MCU_FSMC_A0(RS)	15	16	MCU_FSMC_NE3
DGND	17	18	DGND
MCU_SDIO_DET	19	20	MCU_GPIO_PG1









Header 10X1

VLED	R908	PWR_INPUT1
VLED	R909	PWR_INPUT2
VLED	R910	PWR_INPUT3
VLED	R911	PWR_INPUT4
VLED	R912	PWR_INPUT5
VLED	R913	PWR_INPUT6
VLED	R914	PWR_INPUT7
VLED	R915	PWR_INPUT8
VLED	R916	PWR_INPUT9
VLED	R917	PWR_INPUT10



MCU_RLED_CTRL1	1	LED903
PWR_INPUT1	2	
MCU_BLED_CTRL1	3	
PWR_INPUT1	4	

Header 4

低为R



WIFI MODULE










UART to USB

Title		
Size	Number	Revision
A3		
Date:	2016-2-1	Sheet of
File:	E:\项目\POWER_P1.SchDoc	Drawn By:




BLM21PG331SZ1B
BLM21BD152




POWER CONTROL






Title		
Size	Number	Revision
A3		
Date:	2016-2-1	Sheet of
File:	电源项目\POWER_P2.SchDoc	Drawn By:



Title		
Size	Number	Revision
A3		
Date:	2016-2-1	Sheet of
File:	项目目录\MODULE.SchDoc	Drawn By:



CPU STANDBY MODE WAKE UP DESIGN



SPEAKER INPUT SWITCH

Title		
Size	Number	Revision
A3		
Date:	2016-2-1	Sheet of
File:	E:\项目\1.OTHERS\SchDoc	Drawn By: