
ADV7441A

**SD/HDTV Video Decoder, Component and
Graphics Digitizer with 2:1 Multiplexed HDMI
Receiver**

SOFTWARE MANUAL

Rev. D

June 2010

Advantiv[™]
Analog Devices

NSV[®]
Analog Devices

 **ANALOG
DEVICES**

1 I²C GLOBAL REGISTER MAP 3

1.1 User Map 3

1.2 User Map 1 5

1.3 User Map 2 6

1.4 User Map 3 (VDP Map) 7

1.5 HDMI Map 8

1.6 Repeater KSV Map..... 10

2 I²C DETAILS REGISTER MAP DETAILS 12

2.1 User Map 12

2.2 User Map 1 62

2.3 User Map 2 95

2.4 User Map 3 (VDP Map) 96

2.5 HDMI Map 103

2.6 Repeater KSV Map..... 134

LIST OF TABLES..... 143

DOCUMENT REVISION HISTORY..... 146

1.2 User Map 1

Table 3: User Map 1 Register 0x40 to 0x9E

Address	Register Name	rw	7	6	5	4	3	2	1	0	Reset Value	(Hex)
64	40h Interrupt Configuration 0	rw	INTRO_DUR_SEL1	INTRO_DUR_SEL0	MV_INTRO_SEL1	MV_INTRO_SEL0	INTERNAL_MUTE_INT	MPU_STIM_INTRO	INTRO_OP_SEL1	INTRO_OP_SEL0	00010000	10
65	41h Interrupt Configuration 1	rw	INTRO2_DUR_SEL1	INTRO2_DUR_SEL0			INTERNAL_MUTE_INT2		INTRO2_OP_SEL1	INTRO2_OP_SEL0	00000000	00
66	42h Interrupt Status 1	r	SSPD_RESULT_O	MV_PS_CS_O	SD_FR_CHNG_O	STDI_DVALID_O	CP_UNLOCK_O	CP_LOCK_O	SD_UNLOCK_O	SD_LOCK_O	---	---
66	42h Interrupt Clear 1	w	SSPD_RESULT_CLR	MV_PS_CS_CLR	SD_FR_CHNG_CLR	STDI_DVALID_CLR	CP_UNLOCK_CLR	CP_LOCK_CLR	SD_UNLOCK_CLR	SD_LOCK_CLR	00000000	00
67	43h Interrupt Mask 1	rw	SSPD_RESULT_MSKB	MV_PS_CS_MSKB	SD_FR_CHNG_MSKB	STDI_DVALID_MSKB	CP_UNLOCK_MSKB	CP_LOCK_MSKB	SD_UNLOCK_MSKB	SD_LOCK_MSKB	00000000	00
68	44h Interrupt Mask 1	rw	SSPD_RESULT_MSKB	MV_PS_CS_MSKB	SD_FR_CHNG_MSKB	STDI_DVALID_MSKB	CP_UNLOCK_MSKB	CP_LOCK_MSKB	SD_UNLOCK_MSKB	SD_LOCK_MSKB	00000000	00
69	45h Raw Status 2	r	MPU_STIM_INTRO			EVEN_FIELD				CCAPD	---	---
70	46h Interrupt Status 2	r	MPU_STIM_INTRO_O			SD_FIELD_CHNG_O	WSS_CHNGD_O	CGMS_CHNGD_O	GEMD_O	CCAPD_O	---	---
70	46h Interrupt Clear 2	w	MPU_STIM_INTRO_CLR			SD_FIELD_CHNGD_CLR	WSS_CHNGD_CLR	CGMS_CHNGD_CLR	GEMD_CLR	CCAPD_CLR	0x000000	00
71	47h Interrupt 2 Mask 2	rw	MPU_STIM_INT2_MSKB2			SD_FIELD_CHN_MSKB2	WSS_CHNGD_MSKB2	CGMS_CHN_MSKB2	GEMD_CLR_MSKB2	CCAPD_CLR_MSKB2	0x000000	00
72	48h Interrupt Mask 2	rw	MPU_STIM_INTRO_MSKB			SD_FIELD_CHNGD_MSKB	WSS_CHNGD_MSKB	CGMS_CHNGD_MSKB	GEMD_MSKB	CCAPD_MSKB	0x000000	00
73	49h Raw Status 3	r	FL_PLL_LOCKED			SOM_LOCK			SD_H_LOCK	SD_V_LOCK	SD_OP_50Hz	---
74	4Ah Interrupt Status 3	r	FL_PLL_LOCKED_O		PAL_SW_LK_CHNG_O	SOM_LOCK_CHNG_O	SD_AD_CHNG_O	SD_H_LOCK_CHNG_O	SD_V_LOCK_CHNG_O	SD_OP_CHNG_O	---	---
74	4Ah Interrupt Clear 3	w	FL_PLL_LOCKED_MSKB		PAL_SW_LK_CHNG_CLR	SOM_LOCK_CHNG_CLR	SD_AD_CHNG_CLR	SD_H_LOCK_CHNG_CLR	SD_V_LOCK_CHNG_CLR	SD_OP_CHNG_CLR	0x000000	00
75	4Bh Interrupt 2 Mask 3	rw	FL_PLL_LOCKED_MSKB		PAL_SW_LK_CHNG_MSKB2	SOM_LOCK_CHNG_MSKB2	SD_AD_CHNG_MSKB2	SD_H_LOCK_CHNG_MSKB2	SD_V_LOCK_CHNG_MSKB2	SD_OP_CHNG_MSKB2	0x000000	00
76	4Ch Interrupt Mask 3	rw	FL_PLL_LOCKED		PAL_SW_LK_CHNG_MSKB	SOM_LOCK_CHNG_MSKB	SD_AD_CHNG_MSKB	SD_H_LOCK_CHNG_MSKB	SD_V_LOCK_CHNG_MSKB	SD_OP_CHNG_MSKB	0x000000	00
77	4Dh Raw Status 4	r	VDP_TTX_AVL	VDP_VITC_AVL		VDP_CS_PDC_VPS_UTC_AVL			VDP_CGMS_WSS_AVL	VDP_CC_AVL	---	---
78	4Eh Interrupt Status 4	r	VDP_TTX_AVL_O	VDP_VITC_O		VDP_CS_VPS_PDC_UTC_O		VDP_CGMS_WSS_CHNGD_O		VDP_CCAPD_O	---	---
78	4Eh Interrupt Clear 4	w	VDP_TTX_AVL_CLR	VDP_VITC_CLR		VDP_CS_VPS_PDC_UTC_O		VDP_CGMS_WSS_CHNGD_O		VDP_CCAPD_O	00x0x0x0	00
79	4Fh Interrupt 2 Mask 4	rw	VDP_TTX_AVL_MSKB2	VDP_VITC_MSKB2		VDP_CS_VPS_PDC_UTC_O		VDP_CGMS_WSS_CHNGD_M		VDP_CCAPD_MSKB2	00x0x0x0	00
80	50h Interrupt Mask 4	rw	VDP_TTX_AVL_MSKB	VDP_VITC_MSKB		VDP_CS_VPS_PDC_UTC_O		VDP_CGMS_WSS_CHNGD_M		VDP_CCAPD_MSKB	00x0x0x0	00
96	60h HDMI Raw Status 1	r	DSD_PCKT_RAW	ISRC2_PCKT_RAW	ISRC1_PCKT_RAW	ACP_PCKT_RAW	MS_INFO_RAW	SPD_INFO_RAW	AUDIO_INFO_RAW	AVI_INFO_RAW	---	---
97	61h HDMI Int Status 1	r	DSD_PCKT_ST	ISRC2_PCKT_ST	ISRC1_PCKT_ST	ACP_PCKT_ST	MS_INFO_ST	SPD_INFO_ST	AUDIO_INFO_ST	AVI_INFO_ST	---	---
97	61h HDMI Int Q1	w	DSD_PCKT_CLR	ISRC2_PCKT_CLR	ISRC1_PCKT_CLR	ACP_PCKT_CLR	MS_INFO_CLR	SPD_INFO_CLR	AUDIO_INFO_CLR	AVI_INFO_CLR	00000000	00
98	62h HDMI Int2 Maskb 1	rw	DSD_PCKT_M2B	ISRC2_PCKT_M2B	ISRC1_PCKT_M2B	ACP_PCKT_M2B	MS_INFO_M2B	SPD_INFO_M2B	AUDIO_INFO_M2B	AVI_INFO_M2B	00000000	00
99	63h HDMI Int2 Maskb 1	rw	DSD_PCKT_M2B	ISRC2_PCKT_M2B	ISRC1_PCKT_M2B	ACP_PCKT_M2B	MS_INFO_M2B	SPD_INFO_M2B	AUDIO_INFO_M2B	AVI_INFO_M2B	00000000	00
100	64h HDMI Raw Status 2	r	AUDIO_PLL_LCK_RAW	HDMI_ENCRPT_RAW	DE_REGEN_LCK_RAW	AV_MUTE_RAW	INFO_FR_PCKT_RAW	GEN_CTL_PCKT_RAW	AUDIO_C_PCKT_RAW	AUDIO_S_PCKT_RAW	---	---
101	65h HDMI Int Status 2	r	AUDIO_PLL_LCK_ST	HDMI_ENCRPT_ST	DE_REGEN_LCK_ST	AV_MUTE_ST	INFO_FR_PCKT_ST	GEN_CTL_PCKT_ST	AUDIO_C_PCKT_ST	AUDIO_S_PCKT_ST	---	---
101	65h HDMI Int Q2	w	AUDIO_PLL_LCK_CLR	HDMI_ENCRPT_CLR	DE_REGEN_LCK_CLR	AV_MUTE_CLR	INFO_FR_PCKT_CLR	GEN_CTL_PCKT_CLR	AUDIO_C_PCKT_CLR	AUDIO_S_PCKT_CLR	00000000	00
102	66h HDMI Int2 Maskb 2	rw	AUDIO_PLL_LCK_M2B	HDMI_ENCRPT_M2B	DE_REGEN_LCK_M2B	AV_MUTE_M2B	INFO_FR_PCKT_M2B	GEN_CTL_PCKT_M2B	AUDIO_C_PCKT_M2B	AUDIO_S_PCKT_M2B	00000000	00
103	67h HDMI Int2 Maskb 2	rw	AUDIO_PLL_LCK_M2B	HDMI_ENCRPT_M2B	DE_REGEN_LCK_M2B	AV_MUTE_M2B	INFO_FR_PCKT_M2B	GEN_CTL_PCKT_M2B	AUDIO_C_PCKT_M2B	AUDIO_S_PCKT_M2B	00000000	00
104	68h HDMI Raw Status 3	r	V_LOCKED_RAW	GAMUT_MDATA_RAW	INTERNAL_MUTE_RAW	TMD5_CLK_A_RAW	TMD5_CLK_B_RAW	AUDIO_CH_MODE_R	HDMI_MODE_RAW	VIDEO_PLL_LCK_RAW	---	---
105	69h HDMI Int Status 3	r	V_LOCKED_ST	GAMUT_MDATA_ST	INTERNAL_MUTE_ST	TMD5_CLK_A_ST	TMD5_CLK_B_ST	AUDIO_CH_MD_ST	HDMI_MODE_ST	VIDEO_PLL_LCK_ST	---	---
105	69h HDMI Int Q3	w	V_LOCKED_CLR	GAMUT_MDATA_CLR	INTERNAL_MUTE_CLR	TMD5_CLK_A_CLR	TMD5_CLK_B_CLR	AUDIO_CH_MD_CLR	HDMI_MODE_CLR	VIDEO_PLL_LCK_CLR	00000000	00
106	6Ah HDMI Int2 Maskb 3	rw	V_LOCKED_M2B	GAMUT_MDATA_M2B	INTERNAL_MUTE_M2B	TMD5_CLK_A_M2B	TMD5_CLK_B_M2B	AUDIO_CH_MD_M2B	HDMI_MODE_M2B	VIDEO_PLL_LCK_M2B	00000000	00
107	6Bh HDMI Int Maskb 3	rw	V_LOCKED_M2B	GAMUT_MDATA_M2B	INTERNAL_MUTE_M2B	TMD5_CLK_A_M2B	TMD5_CLK_B_M2B	AUDIO_CH_MD_M2B	HDMI_MODE_M2B	VIDEO_PLL_LCK_M2B	00000000	00
108	6Ch HDMI Int Status 4	r	NEW_GAMUT_MDATA_ST	NEW_ISRC2_PCKT_ST	NEW_ISRC1_PCKT_ST	NEW_ACP_PCKT_ST	NEW_MS_INFO_ST	NEW_SPD_INFO_ST	NEW_AUDIO_INFO_ST	NEW_AVI_INFO_ST	---	---
108	6Ch HDMI Int Q4	w	NEW_GAMUT_MDATA_CLR	NEW_ISRC2_PCKT_CLR	NEW_ISRC1_PCKT_CLR	NEW_ACP_PCKT_CLR	NEW_MS_INFO_CLR	NEW_SPD_INFO_CLR	NEW_AUDIO_INFO_CLR	NEW_AVI_INFO_CLR	00000000	00
109	6Dh HDMI Int2 Maskb 4	rw	NEW_GAMUT_MDATA_M2B	NEW_ISRC2_PKT_M2	NEW_ISRC1_PKT_M2	NEW_ACP_PKT_M2	NEW_MS_INFO_M2B	NEW_SPD_INFO_M2B	NEW_AUDIO_INF_M2	NEW_AVI_INFO_M2B	00000000	00
110	6Eh HDMI Int Maskb 4	rw	NEW_GAMUT_MDATA_M2B	NEW_ISRC2_PKT_M2	NEW_ISRC1_PKT_M2	NEW_ACP_PKT_M2	NEW_MS_INFO_M2B	NEW_SPD_INFO_M2B	NEW_AUDIO_INF_M2	NEW_AVI_INFO_M2B	00000000	00
111	6Fh HDMI Int Status 5	r				CTS_PASS_THRS_H_ST	CHANGE_N_ST	INFOFRAME_ERR_ST	PACKET_ERROR_ST	AUDIO_PCKT_ERR_ST	---	---
111	6Fh HDMI Int Q5	w				CTS_PASS_THRS_H_CLR	CHANGE_N_CLR	INFOFRAME_ERR_CLR	PACKET_ERROR_CLR	AUDIO_PCKT_ERR_CLR	00000000	00
112	70h HDMI Int2 Maskb 5	rw				CTS_PASS_THRS_M2	CHANGE_N_M2B	INFOFRAME_ERR_M2	PACKET_ERROR_M2B	AUDIO_PKT_ERR_M2	00000000	00
113	71h HDMI Int Maskb 5	rw				CTS_PASS_THRS_M	CHANGE_N_M	INFOFRAME_ERR_M	PACKET_ERROR_M	AUDIO_PKT_ERR_M	00000000	00
114	72h HDMI Status 6	r	DEEP_COLOR_CHNG_ST	VCLK_CHNG_ST	AKSV_UPDATE_ST	PARITY_ERROR_ST	NEW_SAMP_RT_ST	AUDIO_FLT_LINE_ST	NEW_TMD5_FRQ_ST	FIFO_NEAR_UFLO_ST	---	---
114	72h HDMI Int Q6	w	DEEP_COLOR_CHNG_CLR	VCLK_CHNG_CLR	AKSV_UPDATE_CLR	PARITY_ERROR_CLR	NEW_SAMP_RT_CLR	AUDIO_FLT_LINE_CLR	NEW_TMD5_FRQ_CLR	FIFO_NEAR_UFLO_CLR	00000000	00
115	73h HDMI Int2 Maskb 6	rw	DEEP_COLOR_CHNG_M2B	VCLK_CHNG_M2B	AKSV_UPDATE_M2	PARITY_ERROR_M2	NEW_SAMP_RT_M2B	AUDIO_FLT_LINE_M2	NEW_TMD5_FRQ_M2	FIFO_NEAR_UFLO_M2	00000000	00
116	74h HDMI Int Maskb 6	rw	DEEP_COLOR_CHNG_M2B	VCLK_CHNG_M2B	AKSV_UPDATE_M2	PARITY_ERROR_M2	NEW_SAMP_RT_M2B	AUDIO_FLT_LINE_M2	NEW_TMD5_FRQ_M2	FIFO_NEAR_UFLO_M2	00000000	00
117	75h DLL on LLC path	rw			DLL_on_LLC_m0	DLL_on_LLC_m1	DLL_on_LLC_Phses4	DLL_on_LLC_Phses3	DLL_on_LLC_Phses2	DLL_on_LLC_Phses0	00000000	00
154	9Ah CP CONTRAST	rw	CP_CONTRAST7	CP_CONTRAST6	CP_CONTRAST5	CP_CONTRAST4	CP_CONTRAST3	CP_CONTRAST2	CP_CONTRAST1	CP_CONTRAST0	10000000	80
155	9Bh CP SATURATION	rw	CP_SATURATION7	CP_SATURATION6	CP_SATURATION5	CP_SATURATION4	CP_SATURATION3	CP_SATURATION2	CP_SATURATION1	CP_SATURATION0	10000000	80
156	9Ch CP BRGHTNESS	rw	CP_BRGHTNESS7	CP_BRGHTNESS6	CP_BRGHTNESS5	CP_BRGHTNESS4	CP_BRGHTNESS3	CP_BRGHTNESS2	CP_BRGHTNESS1	CP_BRGHTNESS0	00000000	00
157	9Dh CP HUE	rw	CP_HUE7	CP_HUE6	CP_HUE5	CP_HUE4	CP_HUE3	CP_HUE2	CP_HUE1	CP_HUE0	00000000	00
158	9Eh VID ADJ BLANK_CTRL	rw	VID_ADJ_EN								10000000	80

1.3 User Map 2

Table 4: User Map 2 Register 0xEA to 0xEF

Address	Register Name	rw	7	6	5	4	3	2	1	0	Reset Value	(Hex)
234	EAh	rsv_slave_address	rsv_addr.7	rsv_addr.6	rsv_addr.5	rsv_addr.4	rsv_addr.3	rsv_addr.2	rsv_addr.1	rsv_addr.0	01001100	4C
235	EBh	uss1_slave_address	uss1_addr.7	uss1_addr.6	uss1_addr.5	uss1_addr.4	uss1_addr.3	uss1_addr.2	uss1_addr.1	uss1_addr.0	01000100	44
236	ECh	vdv_slave_address	vdv_addr.7	vdv_addr.6	vdv_addr.5	vdv_addr.4	vdv_addr.3	vdv_addr.2	vdv_addr.1	vdv_addr.0	01000100	48
237	EDh	ksv_slave_address	ksv_addr.7	ksv_addr.6	ksv_addr.5	ksv_addr.4	ksv_addr.3	ksv_addr.2	ksv_addr.1	ksv_addr.0	01100100	64
238	EEh	edid_slave_address	edid_addr.7	edid_addr.6	edid_addr.5	edid_addr.4	edid_addr.3	edid_addr.2	edid_addr.1	edid_addr.0	01101100	6C
239	EFh	hdmi_slave_address	hdmi_addr.7	hdmi_addr.6	hdmi_addr.5	hdmi_addr.4	hdmi_addr.3	hdmi_addr.2	hdmi_addr.1	hdmi_addr.0	01101000	68

1.5 HDMI Map

Table 6: HDMI Map Register 0x00 to 0x7E

Table with columns: Address, Register Name, Bit, 7, 6, 5, 4, 3, 2, 1, 0, Reset Value, Hex. Rows include registers 010H through 7E0H, detailing fields like AUDIO_DELAY_LINE_BYPASS, AUDIO_MUTE_SPEED, PACKET_STATUS_FLAGS, and GAMUT_METADATA.

Table 9: Repeater KSV Map Register 0xA6 to 0xF7

Address	Register Name	rw	7	6	5	4	3	2	1	0	Reset Value	(Hex)
166	A6H	KS	7	6	5	4	3	2	1	0	00000000	00
167	A7H	KS	7	6	5	4	3	2	1	0	00000000	00
168	A8H	KS	7	6	5	4	3	2	1	0	00000000	00
169	A9H	KS	7	6	5	4	3	2	1	0	00000000	00
170	AAH	KS	7	6	5	4	3	2	1	0	00000000	00
171	ABH	KS	7	6	5	4	3	2	1	0	00000000	00
172	ACH	KS	7	6	5	4	3	2	1	0	00000000	00
173	ADH	KS	7	6	5	4	3	2	1	0	00000000	00
174	AEH	KS	7	6	5	4	3	2	1	0	00000000	00
175	AFH	KS	7	6	5	4	3	2	1	0	00000000	00
176	B0H	KS	7	6	5	4	3	2	1	0	00000000	00
177	B1H	KS	7	6	5	4	3	2	1	0	00000000	00
178	B2H	KS	7	6	5	4	3	2	1	0	00000000	00
179	B3H	KS	7	6	5	4	3	2	1	0	00000000	00
180	B4H	KS	7	6	5	4	3	2	1	0	00000000	00
181	B5H	KS	7	6	5	4	3	2	1	0	00000000	00
182	B6H	KS	7	6	5	4	3	2	1	0	00000000	00
183	B7H	KS	7	6	5	4	3	2	1	0	00000000	00
184	B8H	KS	7	6	5	4	3	2	1	0	00000000	00
185	B9H	BK	7	6	5	4	3	2	1	0	00000000	00
186	BAH	KS	7	6	5	4	3	2	1	0	00000000	00
187	BBH	KS	7	6	5	4	3	2	1	0	00000000	00
188	BCH	KS	7	6	5	4	3	2	1	0	00000000	00
189	BDH	KS	7	6	5	4	3	2	1	0	00000000	00
190	BEH	KS	7	6	5	4	3	2	1	0	00000000	00
191	BFH	KS	7	6	5	4	3	2	1	0	00000000	00
192	C0H	KS	7	6	5	4	3	2	1	0	00000000	00
193	C1H	KS	7	6	5	4	3	2	1	0	00000000	00
194	C2H	KS	7	6	5	4	3	2	1	0	00000000	00
195	C3H	KS	7	6	5	4	3	2	1	0	00000000	00
196	C4H	KS	7	6	5	4	3	2	1	0	00000000	00
197	C5H	KS	7	6	5	4	3	2	1	0	00000000	00
198	C6H	KS	7	6	5	4	3	2	1	0	00000000	00
199	C7H	KS	7	6	5	4	3	2	1	0	00000000	00
200	C8H	KS	7	6	5	4	3	2	1	0	00000000	00
201	C9H	KS	7	6	5	4	3	2	1	0	00000000	00
202	CAH	KS	7	6	5	4	3	2	1	0	00000000	00
203	CBH	KS	7	6	5	4	3	2	1	0	00000000	00
204	CH	KS	7	6	5	4	3	2	1	0	00000000	00
205	CDH	KS	7	6	5	4	3	2	1	0	00000000	00
206	CEH	KS	7	6	5	4	3	2	1	0	00000000	00
207	CFH	KS	7	6	5	4	3	2	1	0	00000000	00
208	D0H	KS	7	6	5	4	3	2	1	0	00000000	00
209	D1H	KS	7	6	5	4	3	2	1	0	00000000	00
210	D2H	KS	7	6	5	4	3	2	1	0	00000000	00
211	D3H	KS	7	6	5	4	3	2	1	0	00000000	00
212	D4H	KS	7	6	5	4	3	2	1	0	00000000	00
213	D5H	KS	7	6	5	4	3	2	1	0	00000000	00
214	D6H	KS	7	6	5	4	3	2	1	0	00000000	00
215	D7H	KS	7	6	5	4	3	2	1	0	00000000	00
216	D8H	KS	7	6	5	4	3	2	1	0	00000000	00
217	D9H	KS	7	6	5	4	3	2	1	0	00000000	00
218	DAH	KS	7	6	5	4	3	2	1	0	00000000	00
219	DBH	KS	7	6	5	4	3	2	1	0	00000000	00
220	DCH	KS	7	6	5	4	3	2	1	0	00000000	00
221	DDH	KS	7	6	5	4	3	2	1	0	00000000	00
222	DEH	KS	7	6	5	4	3	2	1	0	00000000	00
223	DFH	KS	7	6	5	4	3	2	1	0	00000000	00
224	E0H	KS	7	6	5	4	3	2	1	0	00000000	00
225	E1H	KS	7	6	5	4	3	2	1	0	00000000	00
226	E2H	KS	7	6	5	4	3	2	1	0	00000000	00
227	E3H	KS	7	6	5	4	3	2	1	0	00000000	00
228	E4H	KS	7	6	5	4	3	2	1	0	00000000	00
229	E5H	KS	7	6	5	4	3	2	1	0	00000000	00
230	E6H	KS	7	6	5	4	3	2	1	0	00000000	00
231	E7H	KS	7	6	5	4	3	2	1	0	00000000	00
232	E8H	KS	7	6	5	4	3	2	1	0	00000000	00
233	E9H	KS	7	6	5	4	3	2	1	0	00000000	00
234	EAH	KS	7	6	5	4	3	2	1	0	00000000	00
235	EBH	KS	7	6	5	4	3	2	1	0	00000000	00
236	ECH	KS	7	6	5	4	3	2	1	0	00000000	00
237	EDH	KS	7	6	5	4	3	2	1	0	00000000	00
238	EEH	KS	7	6	5	4	3	2	1	0	00000000	00
239	EFH	KS	7	6	5	4	3	2	1	0	00000000	00
240	F0H	KS	7	6	5	4	3	2	1	0	00000000	00
241	F1H	KS	7	6	5	4	3	2	1	0	00000000	00
242	F2H	KS	7	6	5	4	3	2	1	0	00000000	00
243	F3H	KS	7	6	5	4	3	2	1	0	00000000	00
244	F4H	KS	7	6	5	4	3	2	1	0	00000000	00
245	F5H	KS	7	6	5	4	3	2	1	0	00000000	00
246	F6H	KS	7	6	5	4	3	2	1	0	00000000	00
247	F7H	KS	7	6	5	4	3	2	1	0	00000000	00

2 I²C Details Register Map Details

2.1 User Map

Grayed out sections in the following tables mark the reset value of the Details Register.

Table 10: User Map Details Register 0x00

Subaddress	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Comment			
0x00 R/W	Input Control	INSEL [3:0] The INSEL bits allow the user to select an input channel as well as the input format					0	0	0	0	CVBS in on AIN1	Composite			
							0	0	0	1	CVBS in on AIN2				
							0	0	1	0	CVBS in on AIN3				
							0	0	1	1	CVBS in on AIN4				
							0	1	0	0	CVBS in on AIN5				
							0	1	0	1	CVBS in on AIN6				
							0	1	1	0	Y on AIN1, C on AIN4				
							0	1	1	1	Y on AIN2, C on AIN5				
							1	0	0	0	Y on AIN3, C on AIN6				
							1	0	0	1	Y on AIN1, Pr on AIN4, Pb on AIN5				
							1	0	1	0	Y on AIN2, Pr on AIN3, Pb on AIN6				
						1	0	1	1	CVBS in on AIN7	Composite				
						1	1	0	0	CVBS in on AIN8					
						1	1	0	1	CVBS in on AIN9					
						1	1	1	0	CVBS in on AIN10					
						1	1	1	1	CVBS in on AIN11					
				VID_SEL [3:0] The VID_SEL bits allow the user to select the input video standard	0	0	0	0					Auto detect PAL (BGHID), NTSC (without pedestal)		
					0	0	0	1						Auto detect PAL (BGHID), NTSC (M) (with pedestal)	
					0	0	1	0						Auto detect PAL (N), NTSC (M) (without pedestal)	
					0	0	1	1						Auto detect PAL (N), NTSC (M) (with pedestal)	
					0	1	0	0						NTSC (J)	
					0	1	0	1						NTSC (M)	
					0	1	1	0						PAL 60	
		0	1		1	1						NTSC 4.43			
		1	0		0	0						PAL BGHID			
		1	0		0	1						PAL N (BGHID without pedestal)			
		1	0		1	0						PAL M (without pedestal)			
		1	0		1	1						PAL M			
		1	1	0	0						PAL combination N				
		1	1	0	1						PAL combination N (with Pedestal)				
		1	1	1	0						SECAM				
		1	1	1	1						SECAM (with pedestal)				

Table 11: User Map Details Register 0x01 to 0x03

Subaddress	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Comment	
0x01 R/W	Video selection	Reserved						0	0	0	Set to Default		
		ENVSPROC					0				Disable VSync Processor		
							1				Enable VSync Processor		
		Reserved				0						Set to Default	
			BETACAM			0						Standard video input	
		ENHSPLL			1							Betacam input enable	
				0								Disable HSync PLL	
Reserved		1								Enable HSync PLL			
0x02 R/W	Reserved	Reserved	1								Reserved set to 1		
		Reserved	0	0	0	0	0	1	0	0	Set to Default		
0x03 R/W	Output Control	SD_DUP_AV duplicate the AV codes from the Luma into the chroma path								0	AV codes to suit 8-bit interleaved data output		
											1	AV codes duplicated (for 16-bit interfaces)	
		Reserved								0	Set as default		
		OF_SEL [3:0] Allows the user to choose from a set of output formats.			0	0	0	0				10-bit @ LLC1 4:2:2 ITU-R BT.656	
					0	0	0	1				20-bit @ LLC2 4:2:2	
					0	0	1	0				16-bit @ LLC2 4:2:2	
					0	0	1	1				8-bit@LLC1 4:2:2 ITU-R BT.656	
					0	1	0	0				30-bit @ LLC2 4:4:4	
					0	1	0	1				24-bit @ LLC2 4:4:4	
					0	1	1	0				Not Used	
					0	1	1	1				Not Used	
					1	0	0	0				Not Used	
					1	0	0	1				Not Used	
					1	0	1	0				Not Used	
					1	0	1	1				Not Used	
				1	1	0	0				Not Used		
				1	1	0	1				Not Used		
				1	1	1	0				Not Used		
				1	1	1	1				Not Used		
		TOD Tri-State Output Drivers. This bit allows the		0								Output pins enabled	See also TIM_OE;
	1									Drivers tri-stated.			
VBI_EN Allows VBI data (lines 1 to 21) to be passed through with only a minimum amount of filtering performed.		0								All lines filtered and scaled			
		1								Only active video region filtered			

Table 12: User Map Details Register 0x04

Subaddress	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Comment		
0x04 R/W	Extended Output Control	RANGE Allows the user to select the range of output values. Can be BT656 compliant or fill the whole accessible number range.								0	16<Y<235,16<C<240	ITU-R BT.656		
									1	1<Y<254,1<C<254	Extended Range			
		EN_SFL_PIN								0	SFL output is disabled	SFL output enables Encoder & Decoder to be connected directly		
									1	SFL information output on the SFL pin				
		BL_C_VBI Blank Chroma During VBI. If set will enable data in the VBI region to be passed through the decoder undistorted								0	Decode and Output colour	During VBI		
									1	Blank Cr and Cb				
		TIM_OE Timing Signals Output Enable					0				HS,VS,F tri-stated	Controlled by TOD		
							1				HS,VS,F forced active			
		INT2_EN Shared pin with the SFL/SYNC_OUT function. Bit enables this pin to be used as an interrupt pin. It is similar to the SFL_EN bit (ADDR 04h bit 1)					0					INT2_EN disabled	Shared pin with the SFL/SYNC_OUT function	
							1					INT2_EN enabled		
		Reserved				x							Set to 0	
		Reserved				1							Set to 1	
BT656-4 Allows the user to select an output mode that is compatible with ITU-R BT656-3/4		0									BT656-3 compatible			
		1									BT656-4 compatible			

Table 13: User Map Details Register 0x05

Subaddress	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Processor	Comment
0x05 R/W	Primary Mode	PRIM_MODE[3:0] Selects the primary mode of operation of the decoder. Used with VID_STD[4:0]					0	0	0	0	Standard Definition	SDP	CVBS,YC,YPrPb
						0	0	0	1	Component Video (YPbPr/RGB)	CP	SD, HD and PR	
						0	0	1	0	RGB Graphics mode	CP	VGA to SXGA	
						0	0	1	1	Reserved			
						0	1	0	0	HDMI	HDMI	SD	
						0	1	0	1	HDMI	HDMI	ED/HD	
						0	1	1	0	HDMI	HDMI	VGA to SXGA	
						0	1	1	1	Reserved			
						1	0	0	0	Reserved			
						1	0	0	1	Reserved			
						1	0	1	0	Reserved			
						1	0	1	1	Reserved			
						1	1	0	0	Reserved			
						1	1	0	1	Reserved			
						1	1	1	0	Reserved			
						1	1	1	1	Reserved			
				[7:4] Reserved	0	0	0	0					Set to default

Table 14: User Map Details Register 0x06

Sub address	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Processor	Comment	
0x06 R/W	Video Standard	VID_STD[4:0] Sets the input and output Video standards dependant on PRIM_MODE[3:0]				0	0	0	0	0	Reserved		PRIM_MODE=0000 (SD-M)	
						0	0	0	0	1	Reserved			
						0	0	0	1	0	SD 4x1 (54 MHz sampling)	SDP		
						0	0	0	1	1	Reserved			
						0	0	1	0	0	Reserved			
						0	0	1	0	1	Reserved			
						0	0	1	1	0	Reserved			
						0	0	1	1	1	Reserved			
						0	1	0	1	0	SD 4X1 525i (720x480)	CP		YUV through CP
						0	1	0	1	1	SD 4X1 625i (720x576)	CP		
			0	1	1	0	0	SD 1X1 525i (720x480)	CP					
			0	1	1	0	1	SD 1X1 625i (720x576)	CP					
			0	1	1	1	0	SD 2X1 525i (720x480)	CP					
			0	1	1	1	1	SD 2X1 625i (720x576)	CP					
			1	x	x	x	x	Reserved						
						0	0	0	0	0	525i 2X2 (1440x480)	CP	PRIM_MODE=0001 (COMP SD/HD/PR)	
						0	0	0	0	1	625i 2X2 (1440x576)	CP		
						0	0	0	1	0	525i 4X2 (1440x480)	CP		
						0	0	0	1	1	625i 4X2 (1440x576)	CP		
						0	0	1	0	0	525P 1X1 (720x480)	CP		
						0	0	1	0	1	625P 1X1 (720x576)	CP		
						0	0	1	1	0	525P 2X1 (720x480)	CP		
						0	0	1	1	1	625P 2X1 (720x576)	CP		
						0	1	0	0	0	525P 2X2 (1440x480)	CP		
						0	1	0	0	1	625P 2X2 (1440x576)	CP		
						0	1	0	1	0	HD 720P 1X1 (1280x720)	CP		
						0	1	0	1	1	HD 1080P 1X1 (1920x1080)	CP		
						0	1	1	0	0	HD 1125 1X1 (1920x1080)	CP		
						0	1	1	0	1	HD 1125 1X1 (1920x1035)	CP		
						0	1	1	1	0	HD 1250 1X1 (1920x1080)	CP		
						0	1	1	1	1	HD 1250 1X1 (1920x1152)	CP		
						1	0	0	0	0	External Clock and Clamp Mode 1			
						1	0	0	0	1	External Clock and Clamp Mode 2			
						1	0	0	1	0	Reserved			
						1	0	0	1	1	Reserved			
						1	0	1	0	0	Reserved			
						1	0	1	0	1	Reserved			
						1	0	1	1	0	525P 4X1 (720x480)	CP		
						1	0	1	1	1	625P 4X1 (720x576)	CP		
						1	1	0	0	0	Reserved			
						1	1	0	0	1	Reserved			
						1	1	0	1	0	Reserved			
						1	1	0	1	1	HD 1250P 1X1 (1920x1080)	CP		
						1	1	1	0	0	Reserved			
						1	1	1	0	1	Reserved			
						1	1	1	1	0	Reserved			
						1	1	1	1	1	Reserved			
						0	0	0	0	0	SVGA (800x600@56)	CP	PRIM_MODE=0010 (Analog Graphics)	
						0	0	0	0	1	SVGA (800x600@60)	CP		
						0	0	0	1	0	SVGA (800x600@72)	CP		
						0	0	0	1	1	SVGA (800x600@75)	CP		
						0	0	1	0	0	SVGA (800x600@85)	CP		
						0	0	1	0	1	SXGA (1280x1024@60)	CP		
						0	0	1	1	0	SXGA (1280x1024@75)	CP		
						0	0	1	1	1	Auto graphic mode (Refer to the Hardware manual)			
						0	1	0	0	0	VGA (640x480@60)	CP		
						0	1	0	0	1	VGA (640x480@72)	CP		
						0	1	0	1	0	VGA (640x480@75)	CP		
						0	1	0	1	1	VGA (640x480@85)	CP		
						0	1	1	0	0	XVGA (1024x768@60)	CP		
						0	1	1	0	1	XVGA (1024x768@70)	CP		
						0	1	1	1	0	XVGA (1024x768@75)	CP		
						0	1	1	1	1	XVGA (1024x768@85)	CP		
						1	x	x	x	x	Reserved			

Table 15: User Map Details Register 0x06 (Continued 1)

Subaddress	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Processor	Comment	
0x06 R/W	Video Standard	VID_STD[4:0] Sets the input and output Video standards dependant on PRIM_MODE[3:0]				x	x	x	x	x	Reserved		PRIM_MODE=0011	
						0	0	0	0	0	Reserved	HDMI	PRIM_MODE=0100 (HDMI-SD)	
						~	~	~	~	~	Reserved			
						0	1	0	1	1	Reserved			
						0	1	1	0	0	SD 1X1 525i (720x480)			
						0	1	1	0	1	SD 1X1 625i (720x576)			
						0	1	1	1	0	Reserved			
						0	1	1	1	1	Reserved			
						1	x	x	x	x	Reserved			
						0	0	0	0	0	0	Reserved	HDMI	PRIM_MODE=0101 (HDMI-COMP)
						~	~	~	~	~	~	Reserved		
						0	0	0	1	1	Reserved			
						0	0	1	0	0	ED 1X1 525P (720x480)			
						0	0	1	0	1	ED 1X1 625P (720x576)			
						0	0	1	1	0	Reserved			
						~	~	~	~	~	Reserved			
						0	1	0	0	1	Reserved			
						0	1	0	1	0	HD 1X1 720P (1280x720)			
						0	1	0	1	1	HD 1X1 1080P (1920x1080)			
						0	1	1	0	0	HD 1X1 1125i (1920x1080)			
						0	1	1	0	1	HD 1X1 1125i (1920x1035)			
						0	1	1	1	0	HD 1X1 1250i (1920x1080)			
						0	1	1	1	1	HD 1X1 1250i (1920x1152)			
						1	0	0	0	0	Reserved			
						~	~	~	~	~	Reserved			
						1	1	0	1	0	Reserved			
						1	1	0	1	1	HD 1X1 1250P (1920x1080)			
						1	1	1	0	0	Reserved			
						~	~	~	~	~	Reserved			
						1	1	1	1	1	Reserved			
						0	0	0	0	0	0	SVGA (800x600@56)	HDMI	PRIM_MODE=0110 (HDMI-GR)
						0	0	0	0	1	SVGA (800x600@60)			
						0	0	0	1	0	SVGA (800x600@72)			
						0	0	0	1	1	SVGA (800x600@75)			
						0	0	1	0	0	SVGA (800x600@85)			
						0	0	1	0	1	SXGA (1280x1024@60)			
						0	0	1	1	0	SXGA (1280x1024@75)			
						0	0	1	1	1	Reserved			
						0	1	0	0	0	VGA (640x480@60)			
						0	1	0	0	1	VGA (640x480@72)			
						0	1	0	1	0	VGA (640x480@75)			
						0	1	0	1	1	VGA (640x480@85)			
						0	1	1	0	0	XGA (1024x768@60)			
						0	1	1	0	1	XGA (1024x768@70)			
						0	1	1	1	0	XGA (1024x768@75)			
						0	1	1	1	1	XGA (1024x768@85)			
						1	x	x	x	x	Reserved			

Table 16: User Map Details Register 0x06 (Continued 2)

Subaddress	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Processor	Comment
0x06 R/W	Video Standard	VID_STD[4:0] Sets the input and output Video standards dependant on PRIM MODE[3:0]				x	x	x	x	x	Reserved		PRIM_MODE=0111
						x	x	x	x	x	Reserved		PRIM_MODE=1000
						x	x	x	x	x	Reserved		PRIM_MODE=1001
						x	x	x	x	x	Reserved		PRIM_MODE=1010
						x	x	x	x	x	Reserved		PRIM_MODE=1011
						x	x	x	x	x	Reserved		PRIM_MODE=1100
						x	x	x	x	x	Reserved		PRIM_MODE=1101
						x	x	x	x	x	Reserved		PRIM_MODE=1110
						x	x	x	x	x	Reserved		PRIM_MODE=1111

Table 17: User Map Details Register 0x06 (Continued 3)

Subaddress	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Comment			
0x06 R/W	Primary Mode	CP_V_FREQ[2:0] These bits are used when the decoder is required to support HD standards SMPTE 274, systems 6, 7, 8, 9, 10 and 11 ; SPMPTE 296, systems 3, 4, 5 and 6. These standards have 50Hz, 30Hz, 25Hz and 24Hz refreshing rates.	0	0	0							Vertical frequency is 60Hz	720p 1x1 mode PRIM_MODE = 0001 VID_STD = 01010		
			0	0	1									Vertical frequency is 50Hz	
			0	1	0									Vertical frequency is 30Hz	
			0	1	1									Vertical frequency is 25Hz	
			1	0	0									Vertical frequency is 24Hz	
			1	0	1									Reserved	
			1	1	0									Reserved	
			1	1	1									Reserved	
			0	0	0									Vertical frequency is 60Hz	1035i 1x1 mode PRIM_MODE = 0001 VID_STD = 01101
			0	0	1									Vertical frequency is 50Hz	
			0	1	0									Vertical frequency is 30Hz	
			0	1	1									Vertical frequency is 25Hz	
			1	0	0									Vertical frequency is 24Hz	
			1	0	1									Reserved	
			1	1	0									Reserved	
			1	1	1									Reserved	
			0	0	0									Vertical frequency is 60Hz	1080i 1x1 mode PRIM_MODE = 0001 VID_STD = 01100
			0	0	1									Vertical frequency is 50Hz	
			0	1	0									Vertical frequency is 30Hz	
			0	1	1									Vertical frequency is 25Hz	
			1	0	0									Vertical frequency is 24Hz	
			1	0	1									Reserved	
			1	1	0									Reserved	
			1	1	1									Reserved	
			0	0	0									Vertical frequency is 60Hz	1080p 1x1 mode PRIM_MODE = 0001 VID_STD = 01011
			0	0	1									Vertical frequency is 50Hz	
			0	1	0									Reserved	
			0	1	1									Reserved	
1	0	0									Reserved				
1	0	1									Reserved				
1	1	0									Reserved				
1	1	1									Reserved				

Table 18: User Map Details Register 0x07 to 0x0D

Subaddress	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Comment	
0x07 R/W	Auto Detect Enable	AD_PAL_EN PAL B/G/I/H autodetect enable								0	Disable		
										1	Enable		
		AD_NTSC_EN NTSC autodetect enable									0		Disable
											1		Enable
		AD_PALM_EN PAL M autodetect enable									0		Disable
											1		Enable
		AD_PALN_EN PAL N autodetect enable									0		Disable
											1		Enable
		AD_P60_EN PAL 60 autodetect enable									0		Disable
											1		Enable
0x08 R/W	Contrast register	CON[7:0] Contrast Adjust. This is the user control for contrast adjustment	1	0	0	0	0	0	0	0	Luma gain = 1	00h Gain = 0 80h Gain = 1 FFh Gain = 2	
			0	0	0	0	0	0	0	0			
			0	0	0	0	0	0	0	0			
			0	0	0	0	0	0	0	0			
0x09 R/W	Reserved	Reserved	1	0	0	0	0	0	0	0	Set to default		
0x0A R/W	Brightness register	BRI[7:0] This register controls the brightness of the video signal.	0	0	0	0	0	0	0	0		00h = 0IRE 7Fh = 100IRE 80h = -100IRE	
0x0B R/W	Hue Register	HUE[7:0] This register contains the value for the colour hue adjustment.	0	0	0	0	0	0	0	0		Hue Range = -90 degree to +90 degree	
0x0C R/W	Default Value Y	DEF_VAL_EN Default Value Enable								0	Free Run mode dependent on DEF_VAL_AUTO_EN		
											1		Force SDP Free Run mode on and output Blue Screen
		DEF_VAL_AUTO_EN Default Value Auto Enable. In the case of lost lock enables/disables default Y & C values.									0		Disable SDP Free Run mode
											1		Enable Automatic Free Run Mode (Blue Screen)
	DEF_Y[5:0] Default Value Y. This register holds the Y default value	0	0	1	1	0	1			Default Y value output in free-run mode Y[7:0]={DEF_Y[5:0], 0,0}			
0x0D R/W	Default Value C	DEF_C[7:0] Default Value C. Cr and Cb default values are defined in this register. User can control SDP Free output color from a reset default of blue to any other color	0	1	1	1	1	1	0	0	Cr[7:0]={DEF_C[7:4], 0,0,0,0} Cb[7:0]={DEF_C[3:0], 0,0,0,0}	Default values give blue screen output	

Table 19: User Map Details Register 0x0E to 0x10

Sub address	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Comment		
0x0E R/W	uss2 slave address	USS2_ADDR[7:0] I2C address of User Map 2	0	1	1	0	0	0	0	0				
0x0F R/W	Power Management	[1:0] Reserved								0	Set to Zero			
		FB_PWRDN								0	FB input operational			
										1	FB input in power save mode			
		PWRDN[0] Power Down places the decoder in a full power down mode.							0			System functional	Decoder is powered down when both PWRDN[0] and PWRDN[1] = 1	
									1			Powered down if PWRDN[1] = 1		
		CP_PWRDN							0				CP Operational	
									1				CP in Power save	
		PWRSV Power save mode powers down the clock generator.					0						System functional	
						1							Enable PWRSV	
		PWRDN[1] Power Down places the decoder in a full power down mode.				0							System functional	Decoder is powered down when both PWRDN[0] and PWRDN[1] = 1
						1							Powered down if PWRDN[0] = 1	
	Reserved			0							Set to Zero			
	RESET Chip Reset will load all I2C bits with default values.		0								Normal operation	Executing reset takes approx. 2ms.		
			1								Start reset sequence	This bit is self clearing		
0x10 Read	Status 1 Read only	IN_LOCK (STATUS_1[0])								x	In Lock (right now) =1			
		LOST_LOCK (STATUS_1[1])								x	Lost Lock (Since last read) =1			
		FSC_LOCK (STATUS_1[2])							x		Fsc Lock (right now) =1			
		FOLLOW_PW (STATUS_1[3])						x			Peak White AGC mode active =1			
		AD_RESULT[2:0] , (STATUS_1[6:4]) AutoDetection Result reports the findings from the autodetection block.		0	0	0							NTSM-MJ	Detected Standard
				0	0	1							NTSC-443	
				0	1	0							PAL-M	
				0	1	1							PAL-60	
				1	0	0							PAL-BGHID	
				1	0	1							SECAM	
	1		1	0							PAL Combination N			
	1	1	1							SECAM 525				
	COL_KILL (STATUS_1[7]) Colour Kill	x									Colour Kill is active =1			

Table 20: User Map Details Register 0x11

Sub address	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Comment
0x11	Info Register Read Only	IDENT[7:0] Provides identification on the revision of the part.	x	x	x	x	x	x	x	x	ident = 0x01(ES1) ident = 0x02(ES2) ident = 0x04(ES3)	

Table 21: User Map Details Register 0x12 to 0x15

Sub address	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Comment	
0x12	Status Register 2 Read only	MCVS DET (STATUS_2[0])								x	MV Colour striping detected	1= detected	
		MCVS T3 (STATUS_2[1])							x		MV Colour striping type	0=type2, 1=type3	
		MV PS DET (STATUS_2[2])						x			MV Pseudo Sync detected	1= detected	
		MV AGC (STATUS_2[3])					x				MV AGC pulses detected	1= detected	
		LL NSTD (STATUS_2[4])				x					Non Standard line length	1= detected	
		FSC NSTD (STATUS_2[5])			x						Fsc Frequency non standard	1= detected	
		CP_FREE_RUN (STATUS_2[6]) Component processor is free running.		x								0=Valid Video signal found. 1=CP free running	
0x13	Status Register 3 Read only	TLLC PLL LOCK (STATUS_2[7]) True Line Lock clock PLL in lock	x									1=PLL Locked	Locked to input H_Syncs
		INST_HLOCK (STATUS_3[0])								x	1=Horizontal lock achieved	Unfiltered	
		GEMD (STATUS_3[1])								x	1= Gemstar data detected		
		SD_OP_50Hz (STATUS_3[2])							0			SD 60Hz detected	SD Field Rate Detect
									1			SD 50Hz detected	
		CVBS (STATUS_3[3])					x					Result of CVBS / Y/C autodetection	0 = Y/C 1 = CVBS signal
		FREE_RUN_ACT (STATUS_3[4])				x						1=Free Run mode Active	`Blue Screen` o/p
0x13	Analogue Control Internal	STD FLD LEN			x						1=Field length standard		
		INTERLACE (STATUS_3[6])		x							1=Interlaced Video detected		
		PAL SW LOCK (STATUS_3[7])	x								1=Swinging Burst Detected	Reliable sequence	
		Reserved								0	Set to Default		
		AA_FILT_HIGH_BW_EN Enable Anti-Aliasing Filter for High Frequency Modes								0		Disable	
0x14	Analogue Clamp	Reserved					0	0	1	0	Set to default		
		CCLN Current Clamp Enable				0						Current sources switched off	
		Reserved				1						Current sources enabled	
		Reserved	0	0	0							Set to Default	
0x15	Digital Clamp	Reserved				0	x	x	x	x	Set to Zero		
		DCT[1:0] Digital Clamp Timing	0	0								Slow (TC: 1sec)	
			0	1								Medium (TC: 0.5sec)	
			1	0								Fast (TC:0.1sec)	
			1	1								TC dependant on Video	
Reserved	0									Set to Zero			

Table 22: User Map Details Register 0x17

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register Setting	Comment	
0x17 R/W	Shaping Filter Control	YSFM[4:0] Selects Y Shaping Filter Mode when in CVBS only mode. It allows the user to select a wide range of low pass and notch filters. If either Auto mode is selected the decoder selects the optimum Y filter depending on the CVBS video source quality (good v's bad).				0	0	0	0	0	Auto Wide notch for poor quality sources or wide band filter with Comb for good quality input	Decoder selects optimum Y shaping filter depending on CVBS quality.	
						0	0	0	0	1	Auto narrow notch for poor quality sources or wide band filter with Comb for good quality input		
					0	0	0	1	0		SVHS 1	If one of these modes is selected the decoder does not change filter modes depending on video quality, a fixed filter response (the one selected) is used for good and bad quality video.	
					0	0	0	1	1		SVHS 2		
					0	0	1	0	0		SVHS 3		
					0	0	1	0	1		SVHS 4		
					0	0	1	1	0		SVHS 5		
					0	0	1	1	1		SVHS 6		
					0	1	0	0	0		SVHS 7		
					0	1	0	0	1		SVHS 8		
					0	1	0	1	0		SVHS 9		
					0	1	0	1	1		SVHS 10		
					0	1	1	0	0		SVHS 11		
					0	1	1	0	1		SVHS 12		
					0	1	1	1	0		SVHS 13		
					0	1	1	1	1		SVHS 14		
					1	0	0	0	0		SVHS 15		
					1	0	0	0	1		SVHS 16		
					1	0	0	1	0		SVHS 17		
					1	0	0	1	1		SVHS 18 (CCIR601)		
					1	0	1	0	0		PAL NN1		
					1	0	1	0	1		PAL NN2		
					1	0	1	1	0		PAL NN3		
					1	0	1	1	1		PAL WN 1		
					1	1	0	0	0		PAL WN 2		
					1	1	0	0	1		NTSC NN1		
					1	1	0	1	0		NTSC NN2		
			1	1	0	1	1		NTSC NN3				
			1	1	1	0	0		NTSC WN1				
			1	1	1	0	1		NTSC WN2				
			1	1	1	1	0		NTSC WN3				
			1	1	1	1	1		Reserved				
		CSFM[2:0] C Shaping Filter Mode allows the selection from a range of low pass chrominance filters. If either Auto mode is selected the decoder selects the optimum C filter depending on the CVBS video source quality (good v's bad). Non auto settings	0	0	0						Auto selection 1.5Mhz	Automatically selects a C filter for all video standards and for good and bad video.	
			0	0	1								Auto selection 2.17Mhz
			0	1	0								SH1
			0	1	1								SH2
			1	0	0								SH3
			1	0	1								SH4
			1	1	0								SH5
		1	1	1							Wide Band Mode		

Table 23: User Map Details Register 0x18 to 0x19

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register setting	Comment	
0x18 R/W	Shaping Filter Control 2	WYSFM[4:0] Wideband Y Shaping Filter Mode allows the user to select which Y Shaping filter is used for the Y component of Y/C, YPbPr, B/W input signals and is also used when good quality input CVBS signal is detected. For all other inputs, the Y shaping filter chosen is controlled by YSFM[4:0].	0	0	0	0	0	0	0	0	Reserved Do Not Use		
			0	0	0	0	0	0	1	Reserved Do Not Use			
			0	0	0	0	1	0	0	SVHS 1			
			0	0	0	0	1	1	0	SVHS 2			
			0	0	0	1	0	0	0	SVHS 3			
			0	0	0	1	0	1	0	SVHS 4			
			0	0	0	1	1	0	0	SVHS 5			
			0	0	1	1	1	1	0	SVHS 6			
			0	1	0	0	0	0	0	SVHS 7			
			0	1	0	0	0	1	0	SVHS 8			
			0	1	0	1	0	0	0	SVHS 9			
			0	1	0	1	1	1	1	SVHS 10			
			0	1	1	1	0	0	0	SVHS 11			
			0	1	1	0	1	0	1	SVHS 12			
			0	1	1	1	1	0	0	SVHS 13			
			0	1	1	1	1	1	1	SVHS 14			
			1	0	0	0	0	0	0	SVHS 15			
			1	0	0	0	0	1	0	SVHS 16			
			1	0	0	1	1	0	0	SVHS 17			
		1	0	0	1	1	1	1	SVHS 18 (CCIR 601)				
1	0	1	0	0	0	0	Reserved Do Not Use						
~	~	~	~	~	~	~	Reserved Do Not Use						
1	1	1	1	1	1	1	Reserved Do Not Use						
Reserved			0	0						Set to Default			
	WYSFMOVR enables the use of automatic WYSFN filter selection.	0								Auto selection of best filter			
		1								Manual select filter using WYSFM[4:0]			
0x19 R/W	Comb Filter Control	PSFSEL[1:0] Control the signal bandwidth which is fed to the comb filters (PAL)							0	0	Narrow		
									0	1	Medium		
									1	0	Wide		
									1	1	Widest		
		NSFSEL[1:0] Control the signal bandwidth which is fed to the comb filters (NTSC)					0	0					Narrow
							0	1					Medium
							1	0					Medium
							1	1					Wide
Reserved		1	1	1	1					Reserved set to 1			

Table 24: User Map Details Register 0x1D

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register Setting	Comment	
0x1D R/W	Vertical Scale Value 1	Reserved			0	0	0	x	x	x	Set to 0		
		28MHz Crystal Mode	0								Use 27MHz Crystal		
			1								Use 28.63636MHz Crystal (Recommended configuration)		
		LLC Tristate	0										LLC Pin Active
			1										LLC Pin Tristated

Table 25: User Map Details Register 0x27 to 0x2C

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register setting	Comment		
0x27 R/W	Pixel Delay Control	LTA[1:0] Luma timing adjust allows the user to specify a timing difference between chroma and luma samples.							0	0	No Delay	CVBS mode LTA[1:0] = 00b,		
									0	1	Luma 1 clk(37nS) delayed	S-Video mode		
									1	0	Luma 2 clk(74nS) early	LTA[1:0]= 01b,		
									0	1	Luma 1 clk(37nS) early	YPrPb mode		
		Reserved						0				Set to Zero		
		CTA[2:0] Chroma Timing Adjust allows a specified timing difference between the Luma and Chroma samples		0	0	0							Not valid setting	CVBS mode
				0	0	1							Chroma+2 pixel (early)	CTA[2:0] = 011b,
				0	1	0							Chroma+1 pixel (early)	S-Video mode
				0	1	1							No Delay	CTA[2:0]= 101b,
				1	0	0							Chroma-1 pixel (late)	YPrPb mode
				1	0	1							Chroma-2 pixel (late)	CTA[2:0] = 110b
				1	1	0							Chroma-3 pixel (late)	
		AUTO_PDC_EN Automatically programs the LTA / CTA values so that luma and chroma aligned at output for all modes of operation.	0										Use values in LTA[1:0] and CTA[2:0] for delaying luma/chroma samples.	
			1										LTA and CTA values determined automatically	
SWPC This bit allows the Cr and Cb samples to be swapped.	0										No swapping	See;		
	1										Swap the Cr and Cb	SWAP_CR_CB_W		
0x28 to 0x2A	Reserved	Reserved												
0x2B R/W	Misc Gain Control	PW_UPD Peak white update determines the rate of gain.								0	Update once per video line	Peak white must be		
									1	Update once per field	enabled see LAGC[2:0]			
		Reserved		1	0	0	0	0			Set to default			
		CKE Colour kill enable allows the colour kill function to be switched on and off.	0										Colour kill disabled	For SECAM colour kill threshold is set at 8%
			1										Colour kill enabled	see CKILLTHR[2:0]
Reserved	1										Set to 1			
0x2C R/W	AGC Mode Control	CAGC[1:0] Chroma Automatic Gain Control selects the basic mode of operation for the AGC in the chroma path.							0	0	Manual Fixed gain	Use CMG[11:0]		
									0	1	Use luma gain for chroma			
									1	0	Automatic gain	Based on colour burst		
									1	1	Freeze chroma gain			
		Reserved				1	1					Set to default		
		LAGC[2:0] Luma Automatic Gain Control selects the mode of operation for the gain control in the luma path	0	0	0								Manual Fixed gain	Use LMG[11:0]
			0	0	1								AGC no override through white peak. Man IRE control	Blank level to sync tip
			0	1	0								AGC auto override through white peak. Man IRE control	Blank level to sync tip
			0	1	1								AGC no override through white peak. Auto IRE control	Blank level to sync tip
			1	0	0								AGC auto override through white peak. Auto IRE control	Blank level to sync tip
			1	0	1								AGC active video with white peak	
			1	1	0								AGC active video with average video.	
			1	1	1								Freeze gain	
Reserved	1									Set to 1				

Table 26: User Map Details Register 0x2D to 0x33

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register setting	Comment	
0x2D Write	Chroma Gain Control 1 Write Only	CMG[11:8] Chroma Manual Gain can be used to program a desired manual chroma gain. Reading back from this register in AGC mode gives the current gain setting					0	1	0	0	CAGC[1:0] settings will decide what mode CMG[11:0] operates in		
		Reserved			1	1					Set to Default		
		CAGT[1:0] Chroma Automatic Gain Timing allows adjustment of the Chroma AGC tracking speed	0	0								Slow (TC: 2 sec)	Will only have effect if CAGC[1:0] is set to auto gain (10')
			0	1								Medium (TC: 1 sec)	
	1	0								Fast (TC: 0.2 sec)			
			1	1							Adaptive		
0x2E Write	Chroma Gain Control 2 Write Only	CMG[7:0] Chroma Manual Gain lower 8-bits, see CMG[11:8] for discription	0	0	0	0	0	0	0	0	CMG[11:0] = 750dec the gain is 1 in NTSC CMG[11:0] = 741dec the gain is 1 in PAL	Min value is 0dec(G=-60db) Max value is 3750(Gain = 5)	
0x2F Write	Luma Gain Control 1 Write Only	LMG[11:8] Luma Manual Gain can be used program a desired manual chroma gain or read back the actual used gain value					x	x	x	x	LAGC[1:0] settings will decide what mode LMG[11:0] operates in		
		Reserved			1	1					Set to One		
		LAGT[1:0] Luma Automatic Gain Timing allows adjustment of the Luma AGC tracking speed	0	0								Slow (TC: 2 sec)	Will only have effect if LAGC[1:0] is set to auto gain (001,010,011 or 100)
			0	1								Medium (TC: 1 sec)	
	1	0								Fast (TC: 0.2 sec)			
			1	1							Dependent on VID_QUAL		
0x30 Write	Luma Gain Control 2 Write Only	LMG[7:0] Luma Manual Gain can be used to program a desired manual chroma gain or read back the actual used gain value	x	x	x	x	x	x	x	x	LMG[11:0] = 1234dec the gain is 1 in NTSC LMG[11:0] = 1266dec the gain is 1 in PAL	Min value NTSC 1024 (G=0.85) PAL (G=0.81) Max value NTSC = 2468(G = 2) & PAL = 2532 (G = 2)	
0x31 R/W	VS & FIELD control 1	Reserved						0	1	0	Set to default		
		HVSTIM selects where within a line of video the VS signal is asserted.					0				Start of line relative to HSE	HSE=Hsync end	
							1				Start of line relative to HSB	HSB=Hsync begin	
		NEWAVMODE Sets the EAV/SAV mode				0					EAV/SAV codes generated to suit ADV		
					1					Manual VS/Field position controlled by registers 32h,33h,E5h-EAh			
		Reserved	0	0	0						Set to default		
0x32 R/W	Vsync Field control 2	Reserved			0	0	0	0	0	1	Set to default		
		VSBHE		0							VS goes high in middle of line (even field)	NEWAVMODE bit must be set high	
				1							VS changes state at start of line (even field)		
		VSBHO		0							VS goes high in middle of line (odd field)		
		1							VS changes state at start of line (odd field)				
0x33 R/W	Vsync Field control 3	Reserved			0	0	0	1	0	0	Set to default		
		VSEHE		0							VS goes low in middle of line (even field)		
				1							VS changes state at start of line (even field)		
		VSEHO		0							VS goes low in middle of line (odd field)		
		1							VS changes state at start of line (odd field)				

Table 27: User Map Details Register 0x34 to 0x38

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register Setting	Comment		
0x34 R/W	HS Position Control 1	HSE[10:8] HS End allows the positioning of the HS output within the video line						0	0	0	HS output ends HSE[10:0] pixels after falling edge of HSync	Using HSB & HSE the user can program the position and length of the output Hsync		
		Reserved				0					Reserved set to 0			
		HSB[10:8] HS begin allows the positioning of HS output within the video line		0	0	0							HS output starts HSB[10:0] pixels after the falling edge of HSync	
		Reserved	0										Reserved set to 0	
0x35 R/W	HS Position Control 2	HSB[7:0] See above, using HSB[9:0] and HSE[9:0] the user can program the position and length of HS output signal	0	0	0	0	0	0	1	0				
0x36 R/W	HS Position Control 3	HSE[7:0] See above.	0	0	0	0	0	0	0	0				
0x37 R/W	Polarity	PCLK Sets the polarity of LLC1								0	Invert Polarity			
									1		Normal polarity as per timing diagrams			
		Reserved					0	0			Reserved set to 0			
		PF sets the FIELD polarity					0					Active High		
							1					Active Low		
		Reserved				0						Reserved set to 0		
		PVS sets the VS Polarity			0							Active High		
					1							Active Low		
		0								Reserved set to 0				
		1								Active High				
		0								Reserved set to 0				
		1								Active High				
		0								Active Low				
0x38 R/W	NTSC comb control	YCMN[2:0] Luma Comb Mode NTSC						0	0	0	Adaptive 3 Line 3 tap luma comb			
								1	0	0	Use Low pass notch			
								1	0	1		Fixed Luma Comb (2 Line)	Top lines of memory	
								1	1	0		Fixed Luma Comb (3 Line)	All lines of memory	
								1	1	1		Fixed Luma Comb (2 Line)	Bottom lines of mem	
		CCMN[2:0] Chroma Comb Mode NTSC			0	0	0						3 line adaptive for CTAPSN =01 4 line adaptive for CTAPSN =10 5 line adaptive for CTAPSN =11	
					1	0	0						Disable Chroma Comb	
					1	0	1						fixed 2 line for CTAPSN =01 fixed 3 line for CTAPSN =10 fixed 4 line for CTAPSN =11	Top lines of memory
					1	1	0						fixed 3 line for CTAPSN =01 fixed 4 line for CTAPSN =10 fixed 5 line for CTAPSN =11	All lines of memory
					1	1	1						fixed 2 line for CTAPSN =01 fixed 3 line for CTAPSN =10 fixed 4 line for CTAPSN =11	Bottom lines of memory
		CTAPSN[1:0] Chroma Comb Taps NTSC	0	0									Not Used	
			0	1									adapts 3 lines ---2 lines	
			1	0									adapts 5 lines ---3 lines	
			1	1									adapts 5 lines ---4 lines	

Table 28: User Map Details Register 0x39

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register Setting	Comment
0x39 R/W	PAL comb control	YCMP[2:0] Luma Comb Mode PAL						0	0	0	Adaptive 5 Line 3 tap luma comb	
								1	0	0	Use Low pass notch	
								1	0	1	Fixed Luma Comb (3 Line)	Top lines of memory
								1	1	0	Fixed Luma Comb (5 Line)	All lines of memory
								1	1	1	Fixed Luma Comb (3 Line)	Bottom lines of mem
	CCMP[2:0] Chroma Comb Mode PAL				0	0	0				3 line adaptive for CTAPSN =01 4 line adaptive for CTAPSN =10 5 line adaptive for CTAPSN =11	
				1	0	0				Disable Chroma Comb		
				1	0	1				fixed 2 line for CTAPSN =01 fixed 3 line for CTAPSN =10 fixed 4 line for CTAPSN =11	Top lines of memory	
				1	1	0				fixed 3 line for CTAPSN =01 fixed 4 line for CTAPSN =10 fixed 5 line for CTAPSN =11	All lines of memory	
				1	1	1				fixed 2 line for CTAPSN =01 fixed 3 line for CTAPSN =10 fixed 4 line for CTAPSN =11	Bottom lines of mem	
	CTAPSP[1:0] Chroma Comb Taps PAL	0	0							Not Used		
		0	1							adapts 5 lines ---2 lines (2 taps)		
		1	0							adapts 5 lines ---3 lines (3 taps)		
		1	1							adapts 5 lines ---4 lines (4 taps)		

Table 29: User Map Details Register 0x3A

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register Setting	Comment
0x3A R/W	ADC Control	PWRDN_ADC_3 Enable powerdown of ADC3.								0	ADC3 normal operation	
										1	Powerdown ADC3	
		PWRDN_ADC_2 Enable powerdown of ADC2.								0	ADC2 normal operation	
										1	Powerdown ADC2	
		PWRDN_ADC_1 Enable powerdown of ADC1								0	ADC1 normal operation	
										1	Powerdown ADC1	
		PWRDN_ADC_0 Enable powerdown of ADC0							0		ADC0 normal operation	
							1		Powerdown ADC0			
	Reserved	0	0	0	0							

Table 30: User Map Details Register 0x3C to 0x49

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register Setting	Comment			
0x3C R/W	TLLC CONTROL ANALOG	PLL_QPUMP[2:0] Manual PLL charge pump current settings						0	0	0	50uA	See also Auto PLL Param Ctrl register.			
									0	0	1		100uA		
										0	1		0	150uA	
											0		1	1	250uA
										1	0		0	350uA	
											1		0	1	500uA
											1		1	0	750uA
										1	1		1	1500uA	
		SOG_SYNC_LEVEL[4:0] embedded sync trigger level. Allows the setting of the analogue trigger threshold for the sync detection Vth=300mVxSOG_S_L[4:0] /32	0	1	0	1	1				Slice level set at 103mV above the lowest analog voltage level within the input video line				
0x3D R/W	Manual Window Control	Reserved						0	0	1	0	Set to Default			
		CKILLTHR[2:0] Sets the threshold at which color kill is enabled for PAL and NTSC. SECAM is fixed at 8%											kill at .5%	CKE = 1 enables the color kill function and must be enabled for CKILLTHR[2:0] to take effect	
			0	0	1							kill at 1.5%			
			0	1	0							kill at 2.5%			
			0	1	1							kill at 4%			
			1	0	0							kill at 8.5%			
			1	0	1							kill at 16%			
			1	1	0							kill at 32%			
1	1	1							Reserved						
Reserved	1									Reserved set to 1					
0x3E to 0x40	Reserved	Reserved													
0x41 R/W	Resample Control	Reserved			0	0	0	0	0	1	Set to default				
		SFL_INV Controls the behaviour of the PAL switch bit	0									SFL compatible with ADV7190/91/94 encoders			
			1										SFL compatible with ADV717x encoders		
Reserved	0										Set to Zero.				
0x42 to 0x47	Reserved	Reserved													
0x48 R/W	Gemstar Control 1	GDECEL[15:0] 16 individual enable bits that select the lines of video (even field lines 10-25) that the decoder checks for Gemstar compatible data										LSB= Line 10 MSB= Line 25 Default = Do not check for gemstar compatible data on any lines [10-25] in even fields			
		GDECEL[15:8] see above	0	0	0	0	0	0	0	0	0				
0x49 R/W	Gemstar Control 2	GDECEL[7:0] see above	0	0	0	0	0	0	0	0					

Table 31: User Map Details Register 0x4A to 0x50

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register Setting	Comment
0x4A R/W	Gemstar Control 3	GDECOL[15:0] 16 individual enable bits that select the lines of video (odd field lines 10-25) that the decoder checks for Gemstar compatible data										LSB= Line 10 MSB= Line 25 Default = Do not check for gemstar compatible data on any lines [10-25] in odd fields
		GDECOL[15:8] see above	0	0	0	0	0	0	0	0		
0x4B R/W	Gemstar Control 4	GDECOL[7:0] see above	0	0	0	0	0	0	0	0		
		Reserved	x	x	x	x	0	0	0	0		
0x4C R/W	Gemstar Control 5	GDECAD Controls the manner in which decoded Gemstar data is inserted into the horizontal								0	Split data into half byte	To avoid 00/ FF code
		Reserved	x	x	x	x	0	0	0	1	Output in straight 8-bit format	
		Reserved	x	x	x	x	0	0	0	0	Reserved set to Zero	
0x4D R/W	CTI DNR control 1	CTI_EN CTI enable								0	Disable CTI	
										1	Enable CTI	
		CTI_AB_EN enables the mixing of the transient improved chroma								0	Disable CTI alpha blender	
										1	Enable CTI alpha blender	
		CTI_AB[1:0] controls the behaviour of the alpha-blend circuitry					0	0			Sharpest mixing	
							0	1			Sharp mixing	
							1	0			Smooth	
							1	1			Smoothest	
		Reserved				0					Set to Default	
		DNR_EN Enable or bypass the DNR block			0						Bypass the DNR block	
			1						Enable the DNR block			
Reserved		1							Reserved set to 1			
Reserved	1								Reserved set to 1			
0x4E R/W	CTI DNR control 2	CTI_CTH[7:0] Specifies how big the amplitude step must be to be steepened by the CTI block	0	0	0	0	1	0	0	0		
0x4F R/W	Reserved	Reserved										
0x50 R/W	CTI DNR control 4	DNR_TH[7:0] specifies the max. edge that will be interpreted as noise and therefore blanked	0	0	0	0	1	0	0	0		

Table 32: User Map Details Register 0x51

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register Setting	Comment		
0x51 R/W	Lock Count	CIL[2:0] Count into Lock determines the number of lines that the system has to remain in lock before the system shows a locked status						0	0	0	1 Line of Video	Only operational for SDP modes		
								0	0	1	2 Line of Video			
								0	1	0	5 Line of Video			
								0	1	1	10 Line of Video			
								1	0	0	100 Line of Video			
								1	0	1	500 Line of Video			
								1	1	0	1000 Line of Video			
								1	1	1	100000 Line of Video			
						0	0	0					1 Line of Video	
						0	0	1					2 Lines of Video	
					0	1	0				5 Lines of Video			
					0	1	1				10 Lines of Video			
					1	0	0				100 Lines of Video			
					1	0	1				500 Lines of Video			
					1	1	0				1000 Lines of Video			
					1	1	1				100000 Lines of Video			
				SRLS Select Raw Lock Signal selects the determination of the	0								Over field with verticle info	
					1								Line to Line evaluation	
				FSCLE Fsc Lock Enable	0								Lock Status set only by horizontal lock	FSCLE must be set to 0 in YPrPb mode if a reliable LOST_LOCK bit is
					1								Lock Status set by horizontal lock and subcarrier lock	

Table 33: User Map Details Register 0x52 to 0x58

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register Setting	Comment	
0x52 R/W	CSC_1	A4[12:0] Contains the 13-bit offset for the A channel										CSC only available in CP modes See CSC section of the Hardware Manual for more details and programming examples	
		A4[12:8] see A4[12:0] above				0	0	0	0	0			
		Reserved			0								Reserved set to Zero
		CSC_SCALE bit allows to cater for coefficients which extend the supported range	0	0									No Scaling
			0	1									2x scaling
		1	0							Reserved			
		1	1							Reserved			
0x53 R/W	CSC_2	A4[7:0] see A4[12:0] above	0	0	0	0	0	0	0	0			
0x54 R/W	CSC_3	A3[12:0] Contains the 13-bit A3 coefficient for channel A											
		A3[12:6] see A3[12:0] above		0	0	0	0	0	0	0			
		Reserved	0								Reserved set to Zero		
0x55 R/W	CSC_4	A2[12:0] Contains the 13-bit A2 coefficient for channel A											
		A2[12:11] see A2[12:0] above							0	0			
		A3[5:0] see A3[12:0] above	0	0	0	0	0	0	0				
0x56 R/W	CSC_5	A2[10:3] see A2[12:0] above											
		A2[10:3] see A2[12:0] above	0	0	0	0	0	0	0	0			
0x57 R/W	CSC_6	A1[12:0] Contains the 13-bit A1 coefficient for channel A											
		A1[12:8] see A1[12:0] above				0	1	0	0	0			
		A2[2:0] see A2[12:0] above	0	0	0								
0x58 R/W	CSC_7	A1[7:0] see A1[12:0] above	0	0	0	0	0	0	0	0			

Table 34: User Map Details Register 0x59 to 0x66

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register Setting	Comment
0x59 R/W	CSC_8	B4[12:0] Contains the 13-bit offset for the B channel										CSC only available in CP modes See CSC section in this document for more details and programming examples
		B4[12:8] see B4[12:0] above				0	0	0	0	0		
		Reserved	0	0	0						Reserved set to Zero	
0x5A R/W	CSC_9	B4[7:0] see B4[12:0] above	0	0	0	0	0	0	0			
0x5B R/W	CSC_10	B3[12:0] Contains the 13-bit B3 coefficient for channel B										
		B3[12:6] see B3[12:0] above		0	0	0	0	0	0	0		
		Reserved	0								Reserved set to Zero	
0x5C R/W	CSC_11	B2[12:0] Contains the 13-bit B2 coefficient for channel B										
		B2[12:11] see B2[12:0] above							0	1		
		B3[5:0] see B3[12:0] above	0	0	0	0	0	0				
0x5D R/W	CSC_12	B2[10:3] see B2[12:0] above	0	0	0	0	0	0	0			
0x5E R/W	CSC_13	B1[12:0] Contains the 13-bit B1 coefficient for channel B										
		B1[12:8] see B1[12:0] above				0	0	0	0	0		
		B2[2:0] see B2[12:0] above	0	0	0							
0x5F R/W	CSC_14	B1[7:0] see B1[12:0] above	0	0	0	0	0	0	0			
0x60 R/W	CSC_15	C4[12:0] Contains the 13-bit offset for the C channel										
		C4[12:8] see C4[12:0] above				0	0	0	0	0		
		Reserved	0	0	0						Reserved set to Zero	
0x61 R/W	CSC_16	C4[7:0] see C4[12:0] above	0	0	0	0	0	0	0			
0x62 R/W	CSC_11	C3[12:0] Contains the 13-bit C3 coefficient for channel C										
		C3[12:6] see C3[12:0] above		0	1	0	0	0	0	0		
		Reserved	0								Reserved set to Zero	
0x63 R/W	CSC_17	C2[12:0] Contains the 13-bit C2 coefficient for channel C										
		C2[12:11] see C2[12:0] above							0	1		
		C3[5:0] see C3[12:0] above	0	0	0	0	0	0				
0x64 R/W	CSC_18	C2[10:3] see C2[12:0] above	0	0	0	0	0	0	0			
0x65 R/W	CSC_19	C1[12:0] Contains the 13-bit C1 coefficient for channel C										
		C1[12:8] see C1[12:0] above				0	0	0	0	0		
		C2[2:0] see C2[12:0] above	0	0	0							
0x66 R/W	CSC_20	C1[7:0] see C1[12:0] above	0	0	0	0	0	0	0			

Table 35: User Map Details Register 0x67 to 0x68

Sub address	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register Setting	Comment	
0x67 R/W	CSC_22	INP_CSPACE[2:0] This allows for automatic CSC selection.						0	0	0	Force RGB (Range 16-235) input	Used in conjunction with CSC_ALT_GAMA and RGB_OUT located in Reg 0x68	
								0	0	1	Force RGB (Range 0-255) input		
								0	1	0	Force YCrCb input (601 color space)		
								0	1	1	Force YCrCb input (709 color space)		
								1	0	0	Force XYYCC 601		
								1	0	1	Force XYYCC 709		
								1	1	1	In Analog mode input colorspace depends on Primary Mode & Video Standard. In HDMI mode input color space depends on colorspace reported by HDMI block		
				DS_ONLY Enables downsampling (data dropping) only in DPP				0				Filter and downsampl	
								1				downsample only (no filtering)	
				SOFT_FILTER DPP ChB/ChC decimation filter transition band selection			0					Steep roll-off in transition band	
							1					Shallow roll-off in transition band	
				EmbSyncOnAll Controls the age target value based on the effects of equations on the syncs on Channel A.		0						Defaults to LO (SoY or SoG only).	Used in auto CSC mode only
				1						Expects sync embedded on all 3 inputs			
		Reserved	0	0						Set to default			
0x68 R/W	CSC_23	CSC_ALT_GAMA This bit is used in conjunction with INP_CSPACE[2:0] and RGB_OUT bits to select the applied CSC. Output YPrPb can be in the YPrPb601 or YPrPb709 formats, irrespective of the input format. If this bit is set, it gives an output that is in a different format from the input.							0	YPrPb601 output.	YPrPb601 input and RGB_OUT =0		
											YPrPb709 output	YPrPb709 input and RGB_OUT =0	
										1	YPrPb709 output.	YPrPb601 input and RGB_OUT =0	
											YPrPb601 output	YPrPb709 input and RGB_OUT =0	
		RGB_OUT This bit is used in conjunction with INP_COLOR_SPACE[1:0] and CSC_ALT_GAMA bits to select the applied CSC. It sets up the output color space, the correct digital blank level and offsets for RGB or YPrPb output.								0	YPrPb Output		
										1	RGB Output		
		ALT_DATA_SAT Control to disable the data-saturator that limits the output range in dependently of CP_OP_656_RANGE						0			Data-saturator setting (enabled/disabled) set according to OP_656_RANGE setting		
								1			Reverses OP_656_RANGE decision to enable or disable the data-saturator.		
				Reserved				x					
		CSC_COEFF_SEL[3:0] CSC automatic mode enable	0	0	0	0						CSC configuration in manual mode	
			0	0	0	1						Reserved	
			~	~	~	~						Reserved	
1	1		1	0						Reserved			
1	1		1	1						CSC configuration in automatic mode			

Table 36: User Map Details Register 0x69

Sub address	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register Setting	Comment	
0x69 R/W	Configure 1	SDM_SEL[1:0] Standard definition mode selection							0	0	as per INSEL[3:0]		
										0	1	CVBS on AIN11	
										1	0	Y/C on AIN10 and AIN12	
										1	1	CVBS Ain11, Y=Ain11, C=Ain12	CVBS, Y/C autodetect
		SWAP_CSC_COEFF Controls the DPP_CSC colorspace conversion configuration				0						By-pass DPP_CSC, CP_CSC	This bit is only valid if CP_CSC_EN is set to 1.
						1						DPP_CSC implements a colorspace conversion.	
		CP_CSC_EN CP_CSC Enable Control				0						Disable CP_CSC	
						1						Enable CP_CSC	
		INV_DINCLK invert the Digital input clock				0						Invert	
						1						Normal	
		SYN_LOTRIG External Sync Input Trigger Level			0							3.3V trigger for HS/VS	Threshold approx.1.5V
						1						1V trigger for HS/VS	Threshold approx.0.6V
		TRI_LEVEL			0							Sync detection for bi-level sync	
						1						Sync detection for tri level sync	

Table 37: User Map Details Register 0x6A to 0x6C

Sub address	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register Setting	Comment	
0x6A R/W	TLLC Phase Adjust	DLL_PH[4:0] sets the ADC sampling point into 32 evenly spaced sampling points				0	0	0	0	0	Select Phase 0	Only use in CP RGB graphics modes. Backend IC should be used to determine optimum	
					~	~	~	~	~				
					1	1	1	1	1		Select Phase 31		
		BYP_DLL allows the user to bypass the DLL block		0								ADC clock through DLL block	
				1								Bypass DLL block	
		PLL_DLL_UPD_VS_EN		0								PLL Divide Ratio and DLL Phase update immediately	
		1								PLL Divide Ratio and DLL Phase update with following Vsync			
		Reserved	0								Reserved set to Zero		
0x6B R/W	CP output selection	CPOP_SEL[3:0] This bit combines with DDR_2X_CLK, DDR_EN, CP_PREC[1:0] to determine the output format when in CP mode. (Refer to the Hardware Manual for detailed explanation)					0	0	1	0	Refer to the Hardware Manual for setting CPOP_SEL[3:0]		
		OP_656_RANGE This bit decides the output range of the digital data.				0					Output range is 0 to 255.	In HDMI mode: RGB (0-255) => Gain = 1 YUV(16-235) => Gain = 255/(235-16) = 1.164 In Analog Mode: Gain = (255-0+1) x 16/1792	
					1						Output range is 16 to 255.	In HDMI mode: RGB (0-255) => Gain = (235-16)/255 = 0.859 YUV(16-235) => Gain = 1 In Analog Mode: Gain = (235-16+1) x 16/1792	
		DE_OUT_SEL This bit selects either FIELD or DE output.		0							Field output selected		
				1							DE output selected		
		VS_OUT_SEL allows the switching of an active window		0								Field signal o/p on FIELD pin	
				1								VS output on the FIELD pin	
		HS_OUT_SEL allows the switching of a CSync output on		0								CSync o/p on the HS pin	
		1								HSync o/p on the HS pin			
0x6C R/W	CP Clamp1	CLMP_A[11:0] Manual Clamp for channel A, 12-bit value to be subtracted from the incoming video signal.									To change CLMP_A[11:0] value, registers 0x6C and 0x6D must be written to in this order with no I2C access in between.		
		CLMP_A[11:8] see CLMP_A[11:0] above					0	0	0	0			
		Reserved				1						Set to 1	
		CLMP_FREEZE stops the digital fine clamp loops, A, B & C from updating		0								Clamp loop operational	update every line
				1								Clamps stopped	No update
		CLMP_BC_MAN manual or automatic control of channels B and C. No individual control		0								Auto-determined by clamp loop	CLMP_BC_MAN bit must to set for CLMP_B[11:0] & CLMP_C[11:0] to be
				1								Manual-determined by CLMP_B[11:0] and CLMP_C[11:0]	CLMP_C[11:0] to be
CLMP_A_MAN manual or automatic control of channel A		0								Auto-determined by clamp loop	CLMP_A_MAN bit must to set for CLMP_A[11:0] to be active.		
		1								Manual-determined by CLMP_A[11:0]			

Table 38: User Map Details Register 0x6D to 0x72

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register Setting	Comment	
0x6D R/W	CP Clamp2	CLMP_A[7:0] see CLMP_A[11:0] above	0	0	0	0	0	0	0	0			
0x6E R/W	CP Clamp3	CLMP_B[11:0] Manual Clamp for channel B, 12-bit value to be subtracted from the incoming video signal.									To change CLMP_B[11:0] value, registers 0x6E and 0x6F must be written to in this order with no I2C access in between.		
		CLMP_B[11:4] see CLMP_B[11:0] above	0	0	0	0	0	0	0	0			
0x6F R/W	CP Clamp4	CLMP_C[11:0] Manual Clamp for channel C, 12-bit value to be subtracted from the incoming video signal.									To change CLMP_C[11:0] value, registers 0x6F and 0x70 must be written to in this order with no I2C access in between.		
		CLMP_C[11:8] see CLMP_C[11:0] above					0	0	0	0			
		CLMP_B[3:0] see CLMP_B[11:0] above	0	0	0	0							
0x70 R/W	CP Clamp5	CLMP_C[7:0] see CLMP_C[11:0] above	0	0	0	0	0	0	0	0			
0x71 R/W	CP AGC 1	AGC_TIM[2:0] AGC time constant						0	0	0	100 Lines		
								0	0	1	1 frame		
								0	1	0	.5 seconds		
								0	1	1	1 seconds		
								1	0	0	2 seconds		
								1	0	1	3 seconds		
								1	1	0	5 seconds		
								1	1	1	7 seconds		
		HS_NORM nominal Hsync depth selection					0						Scale as per 300mV Hsync
							1						Scale as per 286mV Hsync
		AGC FREEZE agc freeze enable					0						AGC loop operational
							1						Freeze AGC loop
		AGC_TAR_MAN manual target level enable				0							AGC scales to 300/286mV HSync
				1						AGC scales to value AGC_TAR[9:0]			
AGC_TAR[9:0] Manual target level set the target value for Sync depth after gain has been applied													
AGC_TAR[9:8] see AGC_TAR[9:0]		0	0										
0x72 R/W	CP AGC 2	AGC_TAR[7:0] see AGC_TAR[9:0]	0	0	0	0	0	0	0	0			

Table 39: User Map Details Register 0x73 to 0x76

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register Setting	Comment	
0x73 R/W	CP AGC 3	A_GAIN[9:0] manual gain value for channel A									To change A_GAIN[9:0] value, register 0x73 and 0x74 must be written to in this order with no I2C access in between.		
		A_GAIN[9:4] see A_GAIN[9:0] next page			0	1	0	0	0	0			
		AGC_MODE_MAN switch control of gain operation mode from SSPD block to GAIN_MAN		0									Enable AGC based on SSPD decision
		GAIN_MAN enable the gain factor to be set by the AGC or manually	0										Gain operation controlled by GAIN_MAN
0x74 R/W	CP AGC 4	B_GAIN[9:0] manual gain value for channel B									To change B_GAIN[9:0] value, register 0x74 and 0x75 must be written to in this order with no I2C access in between.		
		B_GAIN[9:6] see B_GAIN[9:0] above					0	1	0	0			
		A_GAIN[3:0] see A_GAIN[9:0] on previous page	0	0	0	0							Automatic Gain mode enabled
0x75 R/W	CP AGC 5	C_GAIN[9:0] manual gain value for channel C									To change C_GAIN[9:0] value, register 0x75 and 0x76 must be written to in this order with no I2C access in between.		
		C_GAIN[9:8] see C_GAIN[9:0] above							0	1			
		B_GAIN[5:0] see B_GAIN[9:0] above	0	0	0	0	0	0					Manual gain mode set by A_GAIN[9:0], B_GAIN[9:0] and C_GAIN[9:0]
0x76 R/W	CP AGC 6	C_GAIN[7:0] see C_GAIN[9:0] above	0	0	0	0	0	0	0	0			

Table 40: User Map Details Register 0x77 to 0x7A

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register Setting	Comment	
0x77 R/W	CP OFFSET1	A_OFFSET[9:0] Channel A offset A_OFFSET[9:4]									To change A_OFFSET[9:0] value, register 0x77 and 0x78 must be written to in this order with no I2C access in between	Set offsets accordingly for YPrPb or RGB mode. When A/B/C_OFFSET=3FFh then that offset is determined automatically.	
		A_OFFSET[9:4]			1	1	1	1	1	1			
		CP_PREC[1:0]	0	0									Rounds and Truncates data in Channels A, B & C to 10-bit precision
			0	1									Rounds and Truncates data in Channels A, B & C to 12-bit precision
			1	0									Rounds and Truncates data in Channels A, B & C to 8-bit precision
1	1										Determine the precision based on the CPOP_SEL[3:0] register.		
0x78 R/W	CP OFFSET2	B_OFFSET[9:0] Channel B offset									To change A_OFFSET[9:0] value, register 0x78 and 0x79 must be written to in this order with no I2C access in between		
		B_OFFSET[9:6]					1	1	1	1			
		A_OFFSET[3:0]	1	1	1	1							
0x79 R/W	CP OFFSET3	C_OFFSET[9:0] Channel C offset									To change A_OFFSET[9:0] value, register 0x79 and 0x7A must be written to in this order with no I2C access in between		
		C_OFFSET[9:8]							1	1			
		B_OFFSET[5:0]	1	1	1	1	1	1					
0x7A R/W	CP OFFSET4	C_OFFSET[7:0]	1	1	1	1	1	1	1	1			

Table 41: User Map Details Register 0x7B to 0x7C

Sub address	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register Setting	Comment	
0x7B R/W	CP AV CONTROL	DE_WITH_AVCODE This bit control AV code insertion in relation to the DE output signal.								0	AV codes locked to default values. DE position can be moved independantly.		
										1	Inserted AV codes will move in relation to DE position change.		
		AV_CODE_EN allows the insertion of AV codes into the								0	Do not insert AV codes		
		Reserved							1		Insert AV codes in the data stream		
												Set to default	
		AV_BLANK_ENABLE sets the data output during blanking					0					Output clamped and gained data during the horizontal and vertical blanking periods	
							1					Replaces data in horizontal and vertical blanking period with default values	
		Reserved			0	0						Set to default	
		AV_INV_V Invert V bit in AV code		0								Insert V bit with default polarity	
				1								Invert V bit before Inserting	
0x7C R/W	CP HVF CONTROL 1	END_HS[9:0] End HS signal 10-bit 2's complement number controlling the end of Hsync										e.g. 3F0=HS ends 16llc early, 100h= HS ends 256 LLC1 late	
		END_HS[9:8] see END_HS[9:0] above						0	0				
		START_HS[9:0] Start HS signal 10-bit 2's complement number controlling the start of HS											e.g. 3FF=HSstarts 1 LLC1 early, 005h= HS starts 5 LLC1 late
		START_HS[9:8] see START_HS[9:0] above					0	0					
		PIN_INV_DE Invert polarity of DE outputsignal				0						DE active high	
						1						DE active low	
		PIN_INV_F Invert polarity of FIELD signal			0							Interlaced-low for odd, low for even. Progressive-permanently low	FIELD active high if selected
					1							Interlaced-high for odd, high for even. Progressive-permanently high	FIELD active low if selected
			PIN_INV_VS Invert polarity of HS signal	0								Positive polarity Vsync	
				1								Negative polarity Vsync	
PIN_INV_HS Invert polarity of HS signal (or CSync if selected)	0									Positive polarity			
	1									Negative polarity			

Table 42: User Map Details Register 0x7D to 0x80

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register Setting	Comment
0x7D R/W	CP HVF CONTROL 2	END_HS[7:0] see END_HS[9:0] above	0	0	0	0	0	0	0	0		
0x7E R/W	CP HVF CONTROL 3	START_HS[7:0] see START_HS[9:0] above	0	0	0	0	0	0	0	0		
0x7F R/W	CP HVF CONTROL 4	END_VS[3:0] End VS signal 4-bit 2's complement number controlling the end of VSync					0	0	0	0		e.g. 0x0E=VS ends 2 lines early, 0x01= VS ends 1 line late
		START_VS[3:0] Start VS signal 4-bit 2's complement number controlling the start of VSync	0	0	0	0						
0x80 R/W	CP HVF CONTROL 5	START_FO[3:0] Start FIELD odd signal 4-bit 2's complement number controlling the start of odd field output					0	0	0	0		e.g. 0x0F=FIELD starts 1 line early, 0x02= FIELD ends 2 lines late
		START_FE[3:0] Start FIELD even signal 4-bit 2's complement number controlling the start of even field output	0	0	0	0						

Table 43: User Map Details Register 0x81 to 0x83

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register Setting	Comment		
0x81 R/W	CP_REG_81	MEAS_WL[7:0] Measurement window start used for noise									Start value (in LLC clock cycles) of the measurement			
		MEAS_WL[11:8] see description above					1	0	1	0				
		GR_AV_BL_EN Embedded time code or/and data blanking insertion enable				0							Disable embedded time code or/and data blanking insertion enable	
					1								Enable embedded time code or/and data blanking insertion enable	
		Reserved		0									Set to default	
		MEAS_WL[1:0] Measurement window length used for noise measurement (refer to NOISE[7:0]) and calibration (refer to CALIB[10:0])	0	0									Window length is 128 LLC clock cycles	
	0	1									Window length is 64 LLC clock cycles			
	1	0									Window length is 32 LLC clock cycles			
	1	1									Window length is 16 LLC clock cycles			
0x82 R/W	CP_REG_82	MEAS_WL[7:0] see register 0x81	0	0	0	0	0	1	0	0				
0x83 R/W	CP_REG_83	ISD_THR[7:0] Threshold for SID measurement. A value of zero causes the threshold to be calculated automatically. The threshold is set to (calculated level of HSync tip) + 0x5 * (Calculated HSync depth)												
		ISD_THR[7:0] See description above	0	0	0	0	0	0	0	0				

Table 44: User Map Details Register 0x84 to 0x85

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register Setting	Comment	
0x84	CP_NOISE_MEAS_4	IFSD_AVG ISD Averaging								0	ISD[8:0] is averaged over 128	Refer to IFSD[8:0] at	
										1	ISD[8:0] is averaged over 256 lines of video to generate IFSD[8:0]		
		Reserved					1	1	0		Set to default		
		CP_GAIN_FILT [3:0] Filter selection option for manual gain	0	0	0	0						No filtering, i.e. coefficient A = 1	K = 1024
			0	0	0	1						Coefficient A = 1/128 lines	
			0	0	1	0						Coefficient A = 1/256 lines	
			0	0	1	1						Coefficient A = 1/512 lines	
			0	1	0	0						Coefficient A = 1/1024 lines	
			0	1	0	1						Coefficient A = 1/2048 lines	
			0	1	1	0						Coefficient A = 1/4096 lines	
			0	1	1	1						Coefficient A = 1/8192 lines	
			1	0	0	0						Coefficient A = 1/16K lines	
			1	0	0	1						Coefficient A = 1/32K lines	
			1	0	1	0						Coefficient A = 1/68K lines	
			1	0	1	1						Coefficient A = 1/128K lines	
			1	1	0	0						Reserved	
			~	~	~	~						Reserved	
	1	1	1	1						Reserved			
0x85 R/W	CP DETECTION CONTROL 1	DS_OUT digital sync output enable								0	output asynchronous VS / asynchronous HS		
										1	output synchronous VS / asynchronous CS		
		SSPD_CONT sync source and polarity detector continuous mode									0	one shot triggered by TRIG_SSPD	
											1	Detector in continuous mode	
		TRIG_SSPD trigger sync source and polarity detector							0			0 to 1 transition will cause SSPD block to examine sync signals	Not self clearing needs to be reset by the user
		SYN_SRC [1:0] SSPD sync source selection				0	0					Autodetect mode for sync source	
						0	1					Manual, separate HS & VS	
						1	0					Manual, CS on HS/CS pin	
						1	1					Manual, sync on SOG/SOG	
		POL_HSCS manual overwrite for polarity of HS SSPD			0							HS/CS pin negative polarity (HS or CS)	For this bit to be active
					1							HS/CS pin positive polarity (HS or CS)	POL_MAN_EN=1
		POL_VS manual overwrite for polarity of VS SSPD		0								VS pin negative polarity	
				1								VS pin positive polarity	
		POL_MAN_EN manual overwrite for polarity detection	0									Use result from SSPD autodetection	
	1									Use POL_VS and POL_HS			

Table 45: User Map Details Register 0x86 to 0x8A

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register Setting	Comment		
0x86 R/W	CP MISC CONTROL 1	Reserved								1	Reserved set to Zero			
		STDI_CONT standard identification continuous							0			one shot triggered by TRIG_STDI		
		TRIG_STDI trigger standard identification						0				0 to 1 transition triggers SDI measurement. Bit is not self clearing		
		Reserved					1					Set to 1		
		CPOP_INV_Crb Swap the interleaving of Cr and Cb in the output data stream				0							Output Cr & Cb interleaved invert the order of Cr & Cb o/p	As per standard CPOP_SEL[3:0] set to 4:2:2 output format. No effect in 24-bit CP output format modes.
		Reserved	0	0	x								Reserved set to Zero	
0x87 R/W	CP TLLC CONTROL 1	PLL_DIV_RATIO[11:0] 12-bit multiplying factor that can be used in the sampling PLL										To change PLL_DIV_RATIO[11:0] value, register 0x87 and 0x88 must be written to in this order with no I2C access in between.		
		PLL_DIV_RATIO[11:8] see PLL_DIV_RATIO[11:0] above					0	0	1	1				
		Reserved		1	1	0							set to default	
		PLL_DIV_MAN_EN pll divide ratio manual enable	0										Auto-from PRIM_MODE[1:0] & VID_STD[3:0]	
		1									Use PLL_DIV_RATIO[11:0] as the multiplying factor			
0x88 R/W	CP TLLC CONTROL 2	PLL_DIV_RATIO[7:0] see PLL_DIV_RATIO[11:0] above	0	1	0	1	1	0	1	0				
0x89 R/W	CP TLLC CONTROL 3	Reserved	0	0	0	0	1	0	0	0	Set to Default			
0x8A R/W	CP TLLC CONTROL 4	Reserved				1	0	0	0	0	set to default			
		VCO_RANGE[1:0] manual PLL operating range	0	0								VCO center freq. 21Mhz . Max range 2.5Mhz to 27Mhz	For these settings to be active VCO_RANGE_MAN bit must be set to 1	
			0	1								VCO center freq. 42Mhz . Max range 5Mhz to 55Mhz		
			1	0								VCO center freq. 85Mhz . Max range 10Mhz to 110Mhz		
			1	1								VCO center freq. 170Mhz . Max range 20Mhz to 220Mhz		
		VCO_RANGE_MAN Enable manual PLL operating range	0										Automatic VCO Range selection according to PRIM_MODE[1:0] and VID_STD[3:0]	
	1										PLL range from VCO_RANGE[1:0]			

Table 46: User Map Details Register 0x8B to 0x8E

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register Setting	Comment	
0x8B R/W	CP DE Ctrl 1_58	DE_H_END[9:0] This register is used to vary the width of the picture by varying the end of the active region of the DE signal. This register is signed.											
		DE_H_END[9:8] Refer to description above.							0	0			
		DE_H_START[9:0] This register is used to vary the width of the picture by varying the start of the active region of the DE signal. This register is signed.											
		DE_H_START[9:8] Refer to description above.						0	0				
		IGNR_CLMP_VS_MAR[3:0] This register is used to set the number of lines -before and after leading edged of Vsync- for which clamping is disabled.	0	1	0	0							
0x8C R/W	CP DE Ctrl 2_59	DE_H_END[7:0] See DE_H_END[9:8] in register 0x8B	0	0	0	0	0	0	0	0			
0x8D R/W	CP DE Ctrl 3_60	DE_H_START[7:0] See DE_H_START[9:0] in register 0x8B	0	0	0	0	0	0	0	0			
0x8E R/W	CP DE Ctrl 4_61	DE_V_END[3:0] This register is used to vary the height of the picture by varying the end of the vbi region. This register is signed.											
		DE_V_END[3:0] See description above.					0	0	0	0			
		DE_V_START[3:0] This register is used to vary the height of the picture by varying the start of the vbi region. This register is signed.											
		DE_V_START[3:0] See description above.	0	0	0	0							

Table 47: User Map Details Register 0x8F to 0x90

Sub address	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register Setting	Comment
0x8F Write	Free Run Line Length 1 Write Only register	FR_LL[10:0] Free Run Line length Expected number of 28.63636MHz clock cycles in one line of video										Sets expected number of 28.63636MHz clock cycles for one line of video been processed in CP mode
		FR_LL[10:8] See FR_LL[10:0] above					0	0	0			
		Reserved				0				Set to default		
		LLC_PAD_SEL [2:0]	0	0	0					Automatic		
				1	1	1				Output Clock at twice data rate for data processed through the CP core only		
	Reserved	0							Set to default			
0x90 Read	Free Run Line Length 2 Write Only Details	FR_LL[7:0] See FR_LL[10:0] in register 0x8F	0	0	0	0	0	0	0	0		

Table 48: User Map Details Register 0x91 to 0x9D

Sub address	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register Setting	Comment	
0x91 Write	DPP_CP_65 Write only register	Reserved	0								Set to default		
		INTERLACED Set the expected interlaced/progressive mode of the incoming video processed in CP mode. Note that this register is only used to configure the free run feature.		0									Progressive mode
		Reserved		1									Intelace mode
0x91 Read	WSS1[7:0] wide screen signalling data. Read Only Register	WSS1[7:0]	x	x	x	x	x	x	x	x	Set to 010000		
0x92 Read	WSS2[7:0] wide screen signalling data. Read Only Register	WSS2[7:0]	x	x	x	x	x	x	x	x	WSS2[7:6] are undetermined		
0x93 Read	EDTV1[7:0] EDTV data register. Read Only Register	EDTV1[7:0]	x	x	x	x	x	x	x	x			
0x94 Read	EDTV2[7:0] EDTV data register. Read Only Register	EDTV2[7:0]	x	x	x	x	x	x	x	x			
0x95 read	EDTV3[7:0] EDTV data register. Read Only Register	EDTV3[7:0]	x	x	x	x	x	x	x	x	EDTV3[7:6] are undetermined	EDTV3[5] reserved for future use	
0x96 Read	CGMS1[7:0] CGMS data register. Read Only Register	CGMS1[7:0]	x	x	x	x	x	x	x	x			
0x97 Read	CGMS2[7:0] CGMS data register. Read Only Register	CGMS2[7:0]	x	x	x	x	x	x	x	x	CGMS3[7:4] are undetermined		
0x98 Read	CGMS3[7:0] CGMS data register. Read Only Register	CGMS3[7:0]	x	x	x	x	x	x	x	x			
0x99 Read	CCAP1[7:0] Closed caption data register. Read Only Register	CCAP1[7:0]	x	x	x	x	x	x	x	x			
0x9A Read	CCAP2[7:0] Closed caption data register. Read Only Register	CCAP2[7:0]	x	x	x	x	x	x	x	x			
0x9B Read	Letterbox 1 Read Only Register	LB_LCT[7:0]	x	x	x	x	x	x	x	x	Reports number of black lines detected at top of active video	This feature examines the active video at the start and at the end of each field. It enables format detection even if the video is not accompanied by a	
0x9C Read	Letterbox 2 Read Only Register	LB_LCM[7:0]	x	x	x	x	x	x	x	x	Reports number of black lines detected in bottom half of active video if subtitles detected		
0x9D Read	Letterbox 3 Read Only Register	LB_LCB[7:0]	x	x	x	x	x	x	x	x	Reports number of black lines detected at bottom of active video		

Table 49: User Map Details Register 0xA0 to 0xA3

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register Setting	Comment	
0xA0 Read	RB CP AGC1 Read Only Register	CP_AGC_GAIN[9:0] feedback value of the actual gain used on channel A											
		CP_AGC_GAIN[9:8]							x	x			
		Reserved	0	0	0	0	0	0					
0xA1 Read	RB CP AGC2 Read Only Register	CP_AGC_GAIN[7:0]	x	x	x	x	x	x	x	x			
0xA2 Read	RB CP Measure 1 Read Only Register	NOISE[7:0] Represent difference between maximum value and minimum value measured in window measurement configured by MEAS_WS and MEAS_WL.										MEAS_WS is located in registers 0x81 and 0x82. MEAS_WL is located in register 0x81	
		NOISE[7:0] See description above	x	x	x	x	x	x	x	x			
0xA3 Write	DDP_CP_81 Write Only Register	CP_START_SAV[11:0] Total number of pixels between start of non-active video and active video within a horizontal line of video											
		CP_START_SAV[3:0] LSBs of CP_START_SAV[11:0] control to set	0	0	0	0	0	0	0	0			
0xA3 Read	RB CP Measure 2 Read Only Register	ISD[8:0] Measurement of the area of the Horizontal synchronization that falls below the slicing threshold set by ISD_THR[7:0] in register 0x83									ISD[8] is located in Reg 0xE3. ISD[7:0] is located in Reg 0xE4.	MEAS_WS is located in registers 0x81 and 0x82. MEAS_WL is located in register 0x81	
		ISD[8] See description above							0				
		IFSD[8:0] Average of the ISD[8:0]. See ISD_AVG bit for information on the average function.											IFSD[8] is located in Reg 0xE3. IFSD[7:0] is located in Reg 0xE5.
		IFSD[8] See description above								0			
		CALIB[10:0] calibration measurement feedback (average level over the extent of the window configured by MEAS_WS and MEAS_WL)											CALIB[10:8] is located in Reg 0xE3. CALIB[7:0] is located in Reg 0xE6.
		CALIB[10:8] See description above				0	0	0					

Table 50: User Map Details Register 0xA3 to 0xA7

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register Setting	Comment
0xA3 Write	DPP_CP_82 Write Only Register	CP_START_SAV[3:0] See description in Register 0xA3	0	0	0	0						
		CP_START_EAV[11:0] Total number of pixels between end of active video and start of active video										This register is optionally set in Auto Graphics mode (Refer to the Hardware Manual)
		CP_START_EAV[11:8] See description above]					0	0	0	0		
0xA4 Read	RB measure 3 Read Only Register	ISD[7:0] See description in Register 0xA3	x	x	x	x	x	x	x	x		
0xA4 Write	DPP_CP_83	CP_START_EAV[7:0] See description in Register 0xA3	0	0	0	0	0	0	0	0		
0xA5 Read	RB measure 4 Read Only Register	IFSD[7:0] See description in Register 0xA3	x	x	x	x	x	x	x	x		
0xA5 Write	DPP_CP_84 Write Only Register	CP_START_VBI[11:0] Total number of lines at the start of a frame of non interlace standard. Or the total number of line at the start of an odd field of interlaced standard.										This register is optionally set in Auto Graphics mode (Refer to the Hardware Manual)
		CP_START_VBI[11:4] See description above	0	0	0	0	0	0	0	0	0	
0xA6 Read	CP_REG_E6 Read Only Register	CALIB[7:0] See description in Register 0xA3	0	0	0	0	0	0	0	0		
0xA6 Write	DPP_CP_85 Write Only Register	CP_START_VBI[3:0] See description in Register 0xA5	0	0	0	0						
		CP_END_VBI[11:0] Total number of lines at the start of a frame of non interlace standard. Or the total number of line at the start of an odd field of interlaced standard.										This register is optionally set in Auto Graphics mode (Refer to the Hardware Manual)
		CP_END_VBI[11:8] See description above					0	0	0	0		
0xA7 Read	RB CP Hsync Dept 1 Read Only Register	HSD_CHA[9:0] Hsync depth channel A read back										
		HSD_CHA[9:8] See description above							x	x		
		HSD_CHB[9:0] Hsync depth channel B read back										
		HSD_CHB[9:8] See description above					x	x				
		HSD_CHC[9:0] Hsync depth channel C read back										
		HSD_CHC[9:8] See description above			x	x						
		Reserved	x	x								
0xA7 Write	DPP_CP_86 Write Only Register	CP_END_VBI[7:0] See description in Register 0xA6	0	0	0	0	0	0	0	0		

Table 51: User Map Details Register 0xA8 to 0xAC

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register Setting	Comment
0xA8 Read	RB CP Hsync Dept 2 Read Only Register	HSD_CHA[7:0] See description in Register 0xA7	x	x	x	x	x	x	x	x		
0xA8 Write	DPP_CP_87 Write Only Register	CP_START_VBI_EVEN[11:4] The total number of line at the start of an even field of interlaced standard.										This register is optionally set in Auto Graphics mode (Refer to the Hardware Manual)
		CP_START_VBI_EVEN[11:4] See description above	0	0	0	0	0	0	0	0		
0xA9 Read	RB CP Hsync Dept 3 Read Only Register	HSD_CHB[7:0] See description in Register 0xA6	x	x	x	x	x	x	x	x		
0xA9 Write	DPP_CP_85 Write Only Register	CP_START_VBI_EVEN[3:0] See description in Register 0xA8	0	0	0	0						This register is optionally set in Auto Graphics mode (Refer to the Hardware Manual)
		CP_END_VBI_EVEN[11:8] The total number of line at the start of an even field of interlaced standard.										
		CP_END_VBI_EVEN[11:8] See description above.					0	0	0	0		
0xAA Read	RB CP Hsync Dept 4 Read Only Register	HSD_CHC[7:0] See description in Register 0xA6	x	x	x	x	x	x	x	x		
0xAA Write	DPP_CP_87 Write Only Register	CP_END_VBI_EVEN[7:0] See description in Register 0xA9	0	0	0	0	0	0	0	0		
0xAB Read	RB CP Hsync Dept 5 Read Only Register	HSD_FB[11:0] Hsync dept channel A read back (after gain multiplier) HSD_FB[11:8] See description above.										2's complement number
		Reserved	0	0	0	0						
0xAB Write	DPP_CP_90 Write Only Register	CP_LCOUNT_MAX[11:4] Control for the total number of line per frame expected by the CP. This register to be used for manual configuration of Free Run.										
		CP_LCOUNT_MAX[11:4] See description above	0	0	0	0	0	0	0	0		
0xAC Write	DPP_CP_90 Write only Register	CP_LCOUNT_MAX[3:0] See description in Register 0xAB	0	0	0	0						
		Reserved					x	x	x	x	Set to 0	
0xAC Read	RB CP Hsync Dept 6 Read Only Register	HSD_FB[7:0] See description in register 0xAB.	x	x	x	x	x	x	x	x		

Table 52: User Map Details Register 0xAD to 0xB5

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register Setting	Comment	
0xAD Read	RB CP Peak Video 1 Read Only Register	PKV_CHA[9:0] peak video value on channel A read back											
		PKV_CHB[9:0] peak video value on channel B read back											
		PKV_CHC[9:0] peak video value on channel C read back											
		PKV_CHC[9:8]							x	x			
		PKV_CHB[9:8]					x	x					
		PKV_CHA[9:8]			x	x							
		Reserved	0	0									
0xAE Read	RB CP Peak Video 2 Read Only Register	PKV_CHA[7:0]	x	x	x	x	x	x	x	x			
0xAF Read	RB CP Peak Video 3 Read Only Register	PKV_CHB[7:0]	x	x	x	x	x	x	x	x			
0xB0 Read	RB CP Peak Video 4 Read Only Register	PKV_CHC[7:0]	x	x	x	x	x	x	x	x			
0xB1 Read	RB Standard Ident 1 Read Only Register	BL[13:0] block length readback, number of 28Mhz cycles in a block of 8 lines of input video											
		BL[13:8]			x	x	x	x	x	x			
		STDI_INTLCD	0									Non-Interlaced standard detected	
			1									Interlaced I/P standard detected	
		STDI_DVALID standard identification data valid read back. Indicates that the	0									BL, LCVS and LCF not valid	
	1									Valid BL, LCVS and LCF parameters			
0xB2 Write	RB Standard Ident 2 Write Only Register	Reserved							0	0	Reserved set to Zero	See CGMSD Address 90h, and CGMS1/2/3 Address 96h, 97h, 98h	
		CRC_ENABLE Enable CRC checksum decoded from CGMS packet to validate CGMSD							0		Turn off CRC check.		
									1		CGMSD goes high with valid checksum		
		Reserved	0	0	0	1	1				Set as default		
0xB2 Read	RB Standard Ident 2 Read Only Register	BL[7:0]	x	x	x	x	x	x	x				
0xB3 Write	DPP_CP_98 Write Only Register	CP_F_RUN_TH[2:0] CP Free Run Threshold.						1	0	0	Default threshold		
		CP_FL_FR_THRESHOLD[1:0]				1	0				Default threshold		
		Reserved	0	1	0						Set to default		
0xB3 Read	RB Standard Ident 3 Read Only Register	LCF[10:0] Number of lines in field.											
		LCVS[4:0] Number of lines in a Vsync period.											
		LCF[10:8]							x	x	x		
		LCVS[4:0]	x	x	x	x	x						
0xB4 Read	RB Standard Ident 4 Read Only Register	LCF[7:0]	x	x	x	x	x	x	x				
0xB5 Read	RB Standard Ident 5 Read Only Register	CUR_SYNC[1:0] current sync source selection SSPD read back							0	0	Invalid		
								0	1	Separate HS and VS sync on pins			
								1	0	Externl CS sync on HS_IN pin			
								1	1	Embedded SOG/SOY			
		Reserved						x					
		CUR_POL_HS currently detected polarity of HS_IN SSPD (CP)				1					HS_IN pin -negative polarity signal		
						0					HS_IN pin -positive polarity signal		
		HS_ACT activity of HS_IN SSPD (CP)				1					No activity detected		
						0					HS_IN pin carries an active signal		
		CUR_POL_VS currently detected polarity of VS SSPD			1						VS_IN pin -negative polarity		
					0						VS_IN pin -positive polarity signal		
VS_ACT activity of VS_IN SSPD (CP)		1							No activity detected				
		0							HS_IN pin carries an active signal				
	SSPD_DVALID Valid Read back values	1								SSPD results not valid for read back			
		0								SSPD results valid			

Table 53: User Map Details Register 0xBA to 0xBD

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register Setting	Comment
0xBA R/W	DPP_CP_105	HDMI_FRUN_EN HDMI Free Run Enable								0	Disable free run in HDMI mode	
										1	Enable free run in HDMI mode	
		HDMI_FRUN_MODE HDMI Free Run Mode								0	HDMI free run Mode 0 (Free Run when TMDS clock is not detected on active HDMI port)	
										1	HDMI free run Mode 1 (Free run when TMDS clock is not detected on active HDMI port or if an expected video mode is not detected by the STDI section)	
		ADC_HDMI_SIMULTANEOUS_MODE Controls the HDMI & Analog simultaneous mode.	0	0	1	0	0	x			Disable Simultaneous Mode	
		1								Enable Simultaneous Mode		
0xBC Read	DDP_CP_107 Read-only	CSC_COEFF_SEL_RB[3:0] Read back for CSC automatic mode	0	0	0	0					Reserved	
			0	0	0	1					YPbPr 601 [16-235] to RGB[16-235]	
			0	0	1	0					YPbPr 601 [16-235] to RGB[0-255]	
			0	0	1	1					YPbPr 709 [16-235] to RGB[16-235]	
			0	1	0	0					YPbPr 709 [16-235] to RGB[0-255]	
			0	1	0	1					RGB [16-235] to YPbPr601[16-235]	
			0	1	1	0					RGB [0-255] to YPbPr601 [16-235]	
			0	1	1	1					RGB [16-235] to YPbPr709 [16-235]	
			1	0	0	0					RGB [0-255] to YPbPr709 [16-235]	
			1	0	0	1					YPbPr 709 to YPbPr601 [16-235]	
			1	0	1	0					YPbPr 601 to YPbPr[16-235]	
			1	0	1	1					Reserved	
			~	~	~	~					Reserved	
			1	1	1	1					Reserved	
0xBD R/W	CP_Register_BD	Reserved					1	0	1	1	Set to default	
		DPP_BYPASS_EN				0					Do not bypass the DPP block	
		Reserved	0	0	0						Bypass the DPP block	
		Reserved	0	0	0					Set to default		

Table 54: User Map Details Register 0xBF to 0xC2

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register Setting	Comment		
0xBF R/W	CP DEF COL 1	CP_FORCE_FREERUN Force Free Run								0	Do not force free run			
											1		Force free run	
		CP_DEF_COL_AUTO automatic output of default colours									0		Disable auto insertion of default color when free-run conditions are met.	
											1		Output default colours when free-run conditions are met	
		CP_DEF_COL_MAN_VAL enable manual selection of default colours									0		Use default colour blue	
											1		Output user programmable value	CP_DEF_COL_CHA/B/C[7:0] define the user programmable color.
		Reserved					x						Set to 0	
		Reserved				1							Set to 1	
		CP_HCOUNT_ALIGN_ADJ	0 0 0											Do not adjust Hcount
			0 0 1											Add 1 clock
			0 1 0											Add 2 clocks
			0 1 1											Add 3 clocks
			1 0 0											Reserved
			1 0 1											Subtract 1 clock
1 1 0											Subtract 2 clocks			
1 1 1											Subtract 3 clocks			
0xC0 R/W	CP DEF COL 2	DEF_COL_CHA[7:0] manual default colour channel A for free-run output.	x	x	x	x	x	x	x	x				
0xC1 R/W	CP DEF COL 3	DEF_COL_CHB[7:0] manual default colour channel B for free-run output.	x	x	x	x	x	x	x	x				
0xC2 R/W	CP DEF COL 4	DEF_COL_CHC[7:0] manual default colour channel C for free-run output.	x	x	x	x	x	x	x	x				

Table 55: User Map Details Register 0xC3 to 0xC4

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register Setting	Comment		
0xC3 R/W	ADC SWITCH 1	ADC0_SW[3:0] manual muxing control for ADC0					0	0	0	0	No connection	SETADC_sw_man_en = 1		
							0	0	0	1	Ain1			
							0	0	1	0	Ain2			
							0	0	1	1	Ain3			
							0	1	0	0	Ain4			
							0	1	0	1	Ain5			
							0	1	1	0	Ain6			
							0	1	1	1	No connection			
							1	0	0	0	No connection			
							1	0	0	1	Ain7			
							1	0	1	0	Ain8			
							1	0	1	1	Ain9			
							1	1	0	0	Ain10			
							1	1	0	1	Ain11			
						1	1	1	0	Ain12				
						1	1	1	1	No connection				
				ADC1_SW[3:0] manual muxing	0	0	0	0					No connection	
					0	0	0	1						No connection
					0	0	1	0						No connection
					0	0	1	1						Ain3
					0	1	0	0						Ain4
					0	1	0	1						Ain5
					0	1	1	0						Ain6
					0	1	1	1						No connection
					1	0	0	0						No connection
					1	0	0	1						No connection
					1	0	1	0						No connection
					1	0	1	1						Ain9
		1	1		0	0					Ain10			
		1	1		0	1					Ain11			
		1	1	1	0					Ain12				
		1	1	1	1					No connection				
0xC4 R/W	ADC SWITCH 2	ADC2_SW[3:0] manual muxing control for ADC2					0	0	0	0	No connection	SETADC_sw_man_en = 1		
							0	0	0	1	No connection			
							0	0	1	0	Ain2			
							0	0	1	1	No connection			
							0	1	0	0	Ain 4			
							0	1	0	1	Ain5			
							0	1	1	0	Ain6			
							0	1	1	1	No connection			
							1	0	0	0	No connection			
							1	0	0	1	No connection			
							1	0	1	0	Ain8			
							1	0	1	1	No connection			
							1	1	0	0	No connection			
							1	1	0	1	Ain11			
							1	1	1	0	Ain12			
							1	1	1	1	No connection			
				Reserved			0	0					Set to default.	
				SOG_SEL selects the routing of the analogue sync stripper		0							Sync stripper connected to SOY	
						1							Sync stripper connected to SOG	
				ADC_SW_MAN_EN enable manual setting of the input signal muxing		0							Disable	
				1						Enable				

Table 56: User Map Details Register 0xC5 to 0xCB

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register Setting	Comment		
0xC5 R/W	CP Clamp Pos HS Ctrl1	Reserved					0	0	0	1	Set to default			
		EXT_VCLAMP_REGEN This bit controls the external clamp mode, selecting between regeneration and non regeneration mode.				0						Non regeneration mode, clamp controlled directly with external clamp pulse.		
						1						Regeneration mode clamp controlled with the external clamp pulse regenerated internally.		
		Reserved			0							Set to default.		
		CP Clamp Average Factor	0	0									No Averaging	
			0	1									Averaging with A =1/8	
	1	0									Averaging with A =1/16	default		
			1	1							Averaging with A =1/32			
0xC6 to 0xC8	Reserved	Reserved												
0xC9 R/W	DDR Mode	DPP_CP_BYPASS								0	Data is processed by the DPP and CP blocks			
										1	Data bypasses the DPP and CP blocks.			
		EXT_CLK_EN								0	Do not use an external clock to ADCs for sampling.			
										1	Use an external clock to ADCs for sampling.	Used in External Clock and Clamp Mode		
		DDR I2C RC FIRST							0	Red component out Last	12 bit DDR mode			
									1	Red component out first				
		DDR EN						0		DDR Mode Disabled				
								1		DDR Mode Enabled				
		DDR_2X_CLK enables a 2x clk from the HDMI section				0					Clk disabled	Should only be used for HDMI i/ps		
						1					Clk enabled			
	Reserved		0	0	0					Reserved set to Zero				
0xCA R/W	Field Length Count 1 Read Only Register	FCL[12:0] The number of 28MHz clock cycles between successive VSYNCS												
		FCL[12:8] See FCL[12:0] above	x	x	x	x	x	x	x	x				
		Reserved	x	x	x									
0xCB Read	Field Length Count 2 Read Only Register	FCL[7:0] See FCL[12:0] above	x	x	x	x	x	x	x	x				

Table 57: User Map Details Register 0xDC to 0xE4

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register Setting	Comment
0xDC R/W	Letterbox Control 1	LB_TH [4:0] Set the threshold value which will detect a black line				0	1	1	0	0	Default threshold for detection of black lines.	
		Reserved	1	0	1						Reserved set to Zero	
0xDD R/W	Letterbox Control 2	LB_EL[3:0] programme the end line of the activity window for LB detection (end of field).					1	1	0	0	LB detection ends with last line of active video on a field. 1100: 262/525	
		LB_SL[3:0] programme the start line of the activity window for LB detection (start of field).	0	1	0	0					Letterbox detection aligned with start of active video. 0100: 23/286 NTSC	
0xDE Read	ST Noise Readback 1 Read Only Register	ST_NOISE[10:0] Noise measurement.										
		ST_NOISE[10:8] See ST_NOISE[10:0] above						x	x	x		
		ST_NOISE_VLD					0				ST_Noise[10:0] measurement is not valid	
							1				ST_Noise[10:0] measurement is valid	
		Reserved	x	x	x	x						
0xDF Read	ST Noise Readback 2 Read Only Register	ST_NOISE[7:0] See ST_NOISE[10:0] above	x	x	x	x	x	x	x	x		
0xE1 R/W	SD Offset Cb	SD_OFF_CB [7:0] adjust hue by selecting offset for Cb channel	1	0	0	0	0	0	0	0		
0xE2 R/W	SD Offset Cr	SD_OFF_CR [7:0] adjust hue by selecting offset for Cr channel	1	0	0	0	0	0	0	0		
0xE3 R/W	SD Saturation Cb	SD_SAT_CB [7:0] adjust saturation of picture by affecting gain on Cb channel	1	0	0	0	0	0	0	0	Chroma gain =0dB	
0xE4 R/W	SD Saturation Cr	SD_SAT_CR [7:0] adjust saturation of picture by affecting gain on Cr channel	1	0	0	0	0	0	0	0	Chroma gain =0dB	

Table 58: User Map Details Register 0xE5 to 0xEA

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register Setting	Comment	
0xE5 R/W	NTSC V bit begin	NVBEG[4:0] how many lines after lcount rollover to set V high				0	0	1	0	1	NTSC Default (BT.656)		
		NVBEGSIGN			0						Set to low when manual programming		
		NVBEGDELE Delay V bit going high by one line relative to	0	1								No delay	
		NVBEGDELO Delay V bit going high by one line relative to	0									No delay	
			1									Additional delay by 1 line	
0xE6 R/W	NTSC V bit end	NVEND[4:0] how many lines after lcount rollover to set V low				0	0	1	0	0	NTSC Default (BT.656)		
		NVENDSIGN			0						Set to low when manual programming		
		NVENDDELE Delay V bit going low by one line relative to	0	1								No delay	
		NVENDDELO Delay V bit going low by one line relative to	0									No delay	
			1									Additional delay by 1 line	
0xE7 R/W	NTSC F bit toggle	NFTOG[4:0] how many lines after lcount rollover to toggle F signal				0	0	0	1	1	NTSC Default (BT.656)		
		NFTOGSIGN			0						Set to low when manual programming		
		NFTOGDELE Delay F transition by one line relative to NFTOG	0	1								No delay	
		NFTOGDELO Delay F transition by one line relative to	0									No delay	
			1									Additional delay by 1 line	
0xE8 R/W	PAL V bit begin	PVBEG[4:0] how many lines after lcount rollover to set V high				0	0	1	0	1	PAL Default (BT.656)		
		PVBEGSIGN			0						Set to low when manual programming		
		PVBEGDELE Delay V bit going high by one line relative to	0	1								No delay	
		PVBEGDELO Delay V bit going high by one line relative to	0									No delay	
			1									Additional delay by 1 line	
0xE9 R/W	PAL V bit end	PVEND[4:0] how many lines after lcount rollover to set V low				1	0	1	0	0	PAL Default (BT.656)		
		PVENDSIGN			0						Set to low when manual programming		
		PVENDDELE Delay V bit going low by one line relative to	0	1								No delay	
		PVENDDELO Delay V bit going low by one line relative to	0									No delay	
			1									Additional delay by 1 line	
0xEA R/W	PAL F bit toggle	PFTOG[4:0] how many lines after lcount rollover to toggle F signal				0	0	0	1	1	PAL Default (BT.656)		
		PFTOGSIGN			0						Set to low when manual programming		
		PFTOGDELE Delay F transition by one line relative to PFTOG	0	1								No delay	
		PFTOGDELO Delay F transition by one line relative to PFTOG	0									No delay	
			1									Additional delay by 1 line	

Table 59: User Map Details Register 0xEB to 0xEC

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register Setting	Comment	
0xEB R/W	V Blank Control 1	PVBIELCM[1:0] PAL VBI Even Field Line Control							0	0	VBI ends 1 line earlier (Line 335)	Controls position of first active (comb filtered) line after VBI on Even field in PAL	
									0	1	ITU-R BT.470 Compliant (Line 336)		
									1	0	VBI ends 1 line later (Line 337)		
									1	1	VBI ends 2 lines later (Line 338)		
		PVBIOLCM[1:0] PAL VBI Odd Field Line Control					0	0			VBI ends 1 line earlier (Line 22)	Controls position of first active (comb filtered) line after VBI on Odd field in PAL	
						0	1			ITU-R BT.470 Compliant (Line 23)			
						1	0			VBI ends 1 line later (Line 24)			
						1	1			VBI ends 2 lines later (Line 25)			
		NVBIELCM[1:0] NTSC VBI Even Field Line Control			0	0					VBI ends 1 line earlier (Line 282)	Controls position of first active (comb filtered) line after VBI on Even field	
					0	1					ITU-R BT.470 Compliant (Line 283)		
					1	0					VBI ends 1 line later (Line 284)		
					1	1					VBI ends 2 lines later (Line 285)		
NVBIOLCM[1:0] NTSC VBI Odd Field Line Control		0	0						VBI ends 1 line earlier (Line 20)	Controls position of first active (comb filtered) line after VBI on Odd field in PAL			
		0	1						ITU-R BT.470 Compliant (Line 21)				
		1	0						VBI ends 1 line later (Line 22)				
		1	1						VBI ends 2 lines later (Line 23)				
0xEC R/W	V Blank Control 2	PVBI ECCM[1:0] PAL VBI Even field Colour control							0	0	Colour output beginning line 335	Controls the position of first line which outputs colour after VBI on Even Field in PAL	
									0	1	Colour output beginning line 336 ITU-R BT470 Compliant		
									1	0	Colour output beginning line 337		
									1	1	Colour output beginning line 338		
		PVBI OCCM[1:0] PAL VBI Odd field Colour control				0	0				Colour output beginning line 22	Controls the position of first line which outputs colour after VBI on Odd Field in PAL	
						0	1				Colour output beginning line 23 ITU-R BT470 Compliant		
						1	0				Colour output beginning line 24		
						1	1				Colour output beginning line 25		
		NVBI ECCM[1:0] NTSC VBI Even Field Colour Control			0	0						Colour output beginning line 282	Controls the position of first line which outputs colour after VBI on Even Field in NTSC
					0	1						Colour output beginning line 283 ITU-R BT470 compliant	
					1	0						Colour output beginning line 284	
					1	1						Colour output beginning line 285	
NVBI OCCM[1:0] NTSC VBI Odd Field Colour Control		0	0							Colour output beginning line 20	Controls the position of first line which outputs colour after VBI on Odd Field in NTSC		
		0	1							Colour output beginning line 21 ITU-R BT470 compliant			
		1	0							Colour output beginning line 22			
		1	1							Colour output beginning line 23			

Table 60: User Map Details Register 0xED to 0xEF

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Comment	Note
0xED Write	FB_CONTROL 1 Write Only register	FB_MODE[1:0] PAL VBI Even field Colour control						0	0	Static Switch mode - Full RGB or Full CVBS data		
								0	1	Fixed Alpha Blending - See MAN_ALPHA_VAL[6:0]		
								1	0	Dynamic Switching (Fast Mux)		
								1	1	Dynamic Switching with edge enhancement		
		CVBS_RGB_SEL					0		CVBS Source	Selects either CVBS or RGB to be O/P		
							1		RGB Source			
		FB_INV					0		FB pin active High			
					1		FB pin active Low					
	Reserved	0	0	0	1							
0xED Read	FB_STATUS Read Only register	Reserved					x	x	x	x		
		FB_STATUS[3:0] Provides information on the status of the FB pin										
		FB_STATUS[0]				x					FB_RISE, 1 = there has been a rising edge on FB pin since last I2C read	Self Clearing Bit
		FB_STATUS[1]			x					FB_FALL, 1 = there has been a falling edge on FB pin since last I2C read	Self Clearing Bit	
		FB_STATUS[2]		x						FB_STAT, Instantaneous value of FB signal at time of I2C read		
		FB_STATUS[3]	x							FB_HIGH, Indicates that the FB signal has gone high since the last read of this register	Self Clearing Bit	
0xEE R/W	FB_CONTROL 2	MAN_ALPHA_VAL[6:0] Determines in what proportion the video from the CVBS source and the RGB source are blended		0	0	0	0	0	0	0	0d = 100% CVBS signal 32d = 50% CVBS, 50% RGB 64d = 100% RGB	FB_MODE[1:0] = 01b (Fixed alpha blending selected)
		FB_CSC_MAN	0							Automatic configuration of the CSC for SCART support	CSC is used to convert RGB portion of SCART signal to	
		1							Enable manual programming of CSC			
0xEF R/W	FB_CONTROL 3	FB_EDGE_SHAPE[2:0]					0	0	0	No Edge Shaping	Improves picture transition for high speed fast blank switching	
							0	0	1	Level 1 Edge Shaping		
							0	1	0	Level 2 Edge Shaping		
							0	1	1	Level 3 Edge Shaping		
							1	0	0	Level 4 Edge Shaping		
		CNTR_ENABLE					0			Contrast Reduction mode disabled, FB signal is interpreted as a binary signal		
							1			Contrast Reduction mode enabled, FB signal is interpreted as a tri-level signal		
	FB_SP_ADJUST[3:0]	0	1	0	0				Adjusts FB timing in reference to the sampling clock	Each LSB corresponds to 1/8 of an ADC clock cycle		

Table 61: User Map Details Register 0xF0 to 0xF1

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Comment	Note		
0xF0 R/W	FB_CONTROL 4	FB_DELAY[3:0]					0	0	1	1	Delay on FB signal in 28MHz clock cycles			
		Reserved	0	1	0	0						Set to default		
0xF1 R/W	FB_CONTROL 5	RGB_IP_SEL								0	SD RGB input for FB on AIN 7, AIN8 & AIN9			
										1	SD RGB input for FB on AIN4, AIN5 & AIN6			
		CNTR_MODE[1:0] Allows adjustment of contrast level in the contrast reduction box	Contrast reduction threshold											
										0	0		25%	
										0	1		50%	
										1	0		75%	
									1	1		100%		
		FB_LEVEL[2:0] Controls Reference Level for Fast Blank Comparator	Fast Blank threshold (V)											
					0	0	0						0.4	
					0	0	1						0.7	
					0	1	0						0.9	
					0	1	1						1.1	
					1	0	0						1.3	
					1	0	1						1.7	
				1	1	0						2.2		
				1	1	1						2.7		
		CNTR_LEVEL[1:0] Controls Reference Level for Contrast Reduction Comparator	Contrast reduction threshold											
0	0										0.4			
0	1										0.7			
1	0										0.9			
		1	1								1.1			

Table 62: User Map Details Register 0xF3 to 0xF4

Sub address	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register Setting	Comment			
0xF3 R/W	AFE_CONTROL 1	AA_FILT_EN[0]								0	Disables the internal anti-aliasing filter on channel 0				
											1		Enables the internal anti-aliasing filter on channel 0		
		AA_FILT_EN[1]									0		Disables the internal anti-aliasing filter on channel 1		
											1		Enables the internal anti-aliasing filter on channel 1		
		AA_FILT_EN[2]									0		Disables the internal anti-aliasing filter on channel 2		
											1		Enables the internal anti-aliasing filter on channel 2		
		Reserved													
		ADC3_SW[3:0] manual muxing control for ADC3	0 0 0 0	No connection											
			0 0 0 1	No connection											
			0 0 1 0	No connection											
			0 0 1 1	No connection											
			0 1 0 0	Ain4											
			0 1 0 1	No connection											
			0 1 1 0	No connection											
			0 1 1 1	No connection											
			1 0 0 0	No connection											
			1 0 0 1	Ain7											
			1 0 1 0	No connection											
			1 0 1 1	No connection											
			1 1 0 0	No connection											
1 1 0 1	No connection														
1 1 1 0	No connection														
1 1 1 1	No connection														
0xF4 R/W	Drive Strength	DR_STR_S[1:0] Select the drive strength of the sync signals HS, VS and F, can be increased or decreased for EMC or cross-talk reasons.							0	0	Reserved				
										0	1		Medium low (2x) for LLC1 up to 60MHz		
											1		0	Medium high (3x) for LLC1 from 55MHz to 105MHz	
											1		1	High drive strength (4x) for LLC1 greater than 100MHz	
		DR_STR_C[1:0] Select the strength of the clock signal output driver, can be increased or decreased for EMC or cross-talk					0	0	low drive strength (1x)						
							0	1	medium low (2x)						
							1	0	medium high (3x)						
							1	1	high drive strength (4x)						
		DR_STR[1:0] Drive Strength of data output drivers. Can be increased or decreased for EMC or cross-talk reasons.			0	0	Low Drive 1X								
					0	1	Medium Low 2X								
					1	0	Medium High 3X								
					1	1	High Drive 4X								
		AA_FILT_PROG_BW[1:0] BW of the antialias filter is programmables through these bits												-1.2dB F _c (MHz)	-3dB F _c
			0	0	6	10									
0	1		8	13.3											
1	0		10	16.6											
1	1		13	21.6											

Table 63: User Map Details Register 0xF9 to 0xFE

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Comment	Note			
0xF9 R/W	VS Mode Control	EXTEND_VS_MAX_FREQ								0	Limit Maximum Vsync frequency to 66.25Hz (475 lines/frame)				
											1		Limit Maximum Vsync frequency to 70.09Hz (449 lines/frame)		
		EXTEND_VS_MIN_FREQ									0		Limit Minimum Vsync frequency to 42.75Hz (731 lines/frame)		
											1		Limit Minimum Vsync frequency to 39.51Hz (791 lines/frame)		
		VS_COAST_MODE[1:0]						0	0					Auto Coast Mode	This value sets up the output coast frequency for the SDP
								0	1					50Hz Coast Mode	
								1	0					60Hz Coast Mode	
								1	1					Reserved	
			Reserved	Reserved	0	0	0	0						Set to default	
0xFA R/W	Reserved	Reserved	1	0	1	0	0	0	0	0	Set to default				
0xFB R/W	Peaking Control	PEAKING_GAIN[7:0] Increases / decreases the gain for high frequency portions of the video signal	0	1	0	0	0	0	0	0					
0xFC R/W	Coring Threshold 2	DNR_TH2[7:0]	0	0	0	0	0	1	0	0	specifies the max. edge that will be interpreted as noise and therefore blanked				
0xFD R/W	general_chip_ctl	PIN_CHECKER_EN When this is enabled, by setting this bit high, the 8-bit word in PIN_CHECKER_OP gets mapped to the PIXEL pins									0	Disabled by default			
											1	the 8-bit word in PIN_CHECKER_OP gets mapped to these pins as follows: PIN_CHECKER_OP[7:0] -> P[7:0] PIN_CHECKER_OP[7:0] -> P[15:8] PIN_CHECKER_OP[7:0] -> PIN_CHECKER_OP[5:0] ->			
		[7:1] Reserved	0	0	0	0	0	0	0	0		Set to default			
0xFE R/W	Pin_Checker_Op	PIN_CHECKER_OP[7:0] A pseudo boundary scan scheme is implemented on the pixel pins P[29:0] . When this is enabled, by setting PIN_CHECKER_EN bit high, the 8-bit word in PIN_CHECKER_OP gets mapped to the Pixel Pins	1	0	1	0	1	0	1	0		When enabled, the 8-bit word in PIN_CHECKER_OP gets mapped as follows :- PIN_CHECKER_OP[7:0] -> P[7:0] PIN_CHECKER_OP[7:0] -> P[15:8] PIN_CHECKER_OP[7:0] -> P[23:16]			

2.2 User Map 1

Table 64: User Map 1 Details Register 0x40 to 0x41

Subaddress	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Comment	Note		
0x40 R/W	Interrupt configuration 0	INTRQ_OP_SEL[1:0] Interrupt INT1 output select							0	0	Open Drain			
										0	1		Drive Low when active	
										1	0		Drive high when active	
										1	1		Reserved	
		MPU_STIM_INTRQ Manual Interrupt Set mode							0				Manual Interrupt Mode disabled	
									1				Manual Interrupt Mode enabled	
		INTERNAL_MUTE_INT Audio mute signal enable for						0					Do not output audio mute signal on INT1	
								1					Output audio mute signal on INT1	
		MV_INTRQ_SEL[1:0] Macrovision Interrupt Select				0	0							Reserved
						0	1							Pseudo Sync Only
						1	0							Color Stripe Only
						1	1							Pseudo Sync or Colour Stripe
		INTRQ_DUR_SEL[1:0] Interrupt duration Select		0	0									3 Xtal Periods
				0	1									15 Xtal Periods
				1	0									63 Xtal Periods
				1	1									Active until cleared
0x41 R/W	Interrupt configuration 1	INTRQ2_OP_SEL[1:0] Interrupt INT2 output select							0	0	Open Drain			
										0	1		Drive Low when active	
										1	0		Drive high when active	
										1	1		Reserved	
		Reserved							0					
		INTERNAL_MUTE_INT Audio mute signal enable for						0						Do not output audio mute signal on INT2
								1						Output audio mute signal on INT2
		[5:4] Reserved			0	0							Set to default	
		INTRQ2_DUR_SEL[1:0] Interrupt INT2 duration Select		0	0									3 Xtal Periods
				0	1									15 Xtal Periods
				1	0									63 Xtal Periods
				1	1									Active until cleared

Table 65: User Map 1 Details Register 0x42

Subaddress	Register	Bit Description	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Comment	Note		
			7	6	5	4	3	2	1	0				
0x42 Read	Interrupt Status 1	SD_LOCK_Q									0	No change	These Bits can be cleared and masked/unmasked in Registers 42h, 43h and 44h	
												1		SD Input has caused the Decoder to go from an unlocked state to a locked state
		SD_UNLOCK_Q										0		No change
												1		SD Input has caused the Decoder to go from a locked state to an unlocked state
		CP_LOCK_Q										0		No change
												1		CP Input has caused the Decoder to go from an unlocked state to a locked state
		CP_UNLOCK_Q										0		No change
												1		CP Input has caused the Decoder to go from a locked state to an unlocked state
		STDI_DVALID_Q										0		No change
												1		The STDI Valid has changed state.
		SD_FR_CHNG_Q										0		No change
												1		Denotes a change in the Free run status.
		MV_PS_CS_Q										0		No change
												1		Pseudo sync / Color striping detected. See Reg 40h MV_INT_SEL[1:0] for selection
SSPD_RESULT_Q										0	No change			
										1	Denotes following changes: - Activity on HS/CS pin - Activity on VS pin - HS polarity - VS polarity			
0x42 Write	Interrupt Clear 1	SD_LOCK_CLR									0	Do not Clear		
												1		Clears SD_LOCK_Q Bit
		SD_UNLOCK_CLR										0		Do not Clear
												1		Clears SD_UNLOCK_Q Bit
		CP_LOCK_CLR										0		Do not Clear
												1		Clears CP_LOCK_Q Bit
		CP_UNLOCK_CLR										0		Do not Clear
												1		Clears CP_UNLOCK_Q Bit
		STDI_DVALID_CLR										0		Do not Clear
												1		Clears STDI_DVALID_Q Bit
		SD_FR_CHNG_CLR										0		Do not Clear
												1		Clears SD_FR_CHNG_Q Bit
		MV_PS_CS_CLR										0		Do not Clear
												1		Clears MV_PS_CS_Q Bit
SSPD_RESULT_CLR										1	Do not Clear			
										0	Clears SSPD_RESULT_Q			

Table 66: User Map 1 Details Register 0x43 to 0x45

Subaddress	Register	Bit Description	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Comment	Note			
			7	6	5	4	3	2	1	0					
0x43 R/W	Interrupt 2 Mask 1	SD_LOCK_MSKB2									0	Masks SD_LOCK_Q Bit			
											1	Unmasks SD_LOCK_Q Bit			
		SD_UNLOCK_MSKB2										0		Masks SD_UNLOCK_Q Bit	
												1		Unmasks SD_UNLOCK_Q Bit	
		CP_LOCK_MSKB2										0		Masks CP_LOCK_Q Bit	
												1		Unmasks CP_LOCK_Q Bit	
		CP_UNLOCK_MSKB2										0		Masks CP_UNLOCK_Q Bit	
												1		Unmasks CP_UNLOCK_Q Bit	
		STDI_DVALID_MSKB2										0		Masks STDI_DVALID_Q Bit	
												1		Unmasks STDI_DVALID_Q Bit	
		SD_FR_CHNG_MSKB2										0		Masks SD_FR_CHNG_Q Bit	
												1		Unmasks SD_FR_CHNG_Q Bit	
		MV_PS_CS_MSKB2										0		Masks MV_PS_CS_Q Bit	
												1		Unmasks MV_PS_CS_Q Bit	
SSPD_RESULT_MSKB2										0	Masks SSPD_RESULT_Q				
										1	Unmask SSPD_RESULT_Q				
0x44 R/W	Interrupt 1 Mask 1	SD_LOCK_MSKB										0	Masks SD_LOCK_Q Bit		
												1	Unmasks SD_LOCK_Q Bit		
		SD_UNLOCK_MSKB										0	Masks SD_UNLOCK_Q Bit		
												1	Unmasks SD_UNLOCK_Q Bit		
		CP_LOCK_MSKB										0	Masks CP_LOCK_Q Bit		
												1	Unmasks CP_LOCK_Q Bit		
		CP_UNLOCK_MSKB										0	Masks CP_UNLOCK_Q Bit		
												1	Unmasks CP_UNLOCK_Q Bit		
		STDI_DVALID_MSKB										0	Masks STDI_DVALID_Q Bit		
												1	Unmasks STDI_DVALID_Q Bit		
		SD_FR_CHNG_MSKB										0	Masks SD_FR_CHNG_Q Bit		
												1	Unmasks SD_FR_CHNG_Q Bit		
		MV_PS_CS_MSKB										0	Masks MV_PS_CS_Q Bit		
												1	Unmasks MV_PS_CS_Q Bit		
SSPD_RESULT_MSKB										0	Masks SSPD_RESULT_Q				
										1	Unmask SSPD_RESULT_Q				
0x45 Read	Raw Status 2	CCAPD										0	No CCAPD data detected	These bits are status bits only. They cannot be cleared or masked.	
												1	CCAPD data detected		
		Reserved					x	x	x						
		EVEN_FIELD											0		Current SD field is not EVEN
													1		Current SD field is EVEN
		Reserved					x	x							
MPU_STIM_INTRQ												0	MPU_STIM_INTRQ = 0		
												1	MPU_STIM_INTRQ = 1		

Table 67: User Map 1 Details Register 0x46

Subaddress	Register	Bit Description	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Comment	Note	
			7	6	5	4	3	2	1	0			
0x46 Read	Interrupt status 2	CCAPD_Q								0	Closed Captioning not detected in the input video signal	These bits can be cleared or masked by Registers 47h and 48h respectively Note that interrupt in register 0x46 for the CCAP, Gemstar, CGMS and WSS data is using the mode 1 VBI data slicer. (i.e. not VDP)	
										1	Close Captioning data detected in the video input signal		
		GEMD_Q								0	Gemstar Data not detected in the input video signal		
										1	Gemstar data detected in the input Video signal		
		CGMS_CHNGD_Q							0		No change detected in CGMS data in the input video signal		
									1		A change in CGMS data detected in the input video Signal		
		WSS_CHNGD_Q					0				No change in WSS data detected in the input video Signal		
							1				A change in WSS data detected in the input video Signal		
		SD_FIELD_CHNGD_Q				0					SD signal has not changed Field from ODD to EVEN or vice versa		
						1					SD signal has changed Field from ODD to EVEN or vice versa		
			Not used		x	x							Not used
			MPU_STIM_INT_Q	0									Manual interrupt not Set
		1								Manual interrupt Set			
0x46 Write	Interrupt Clear 2	CCAPD_CLR								0	Do not clear	Note that interrupt in register 0x46 for the CCAP, Gemstar, CGMS and WSS data is using the mode 1 VBI data slicer. (i.e. not VDP)	
										1	Clears CCAPD_Q Bit		
		GEMD_CLR								0	Do not clear		
										1	Clears GEMD_Q Bit		
		CGMS_CHNGD_CLR							0		Do not clear		
									1		Clears CGMS_CHNGD_Q Bit		
		WSS_CHNGD_CLR					0				Do not clear		
							1				Clears WSS_CHNGD_Q Bit		
		SD_FIELD_CHNGD_CLR				0							Do not clear
						1							Clears SD_FIELD_CHNGD_Q Bit
	Reserved		0	0						Default set to Zero			
	MPU_STIM_INTRQ_CLR	0								Do not clear			
		1								Clears MPU_STIM_INT_Q Bit			

Table 68: User Map 1 Details Register 0x47 to 0x48

Subaddress	Register	Bit Description	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Comment	Note	
			7	6	5	4	3	2	1	0			
0x47 R/W	Interrupt 2 Mask 2	CCAPD_MSKB2								0	Masks CCAPD_Q Bit	Note that interrupt in register 0x46 for the CCAP, Gemstar, CGMS and WSS data is using the mode 1 VBI data slicer. (i.e. not VDP)	
										1	Unmasks CCAPD_Q Bit		
		GEMD_MSKB2								0	Masks GEMD_Q Bit		
										1	Unmasks GEMD_Q Bit		
		CGMS_CHNGD_MSKB2								0	Masks CGMS_CHNGD_Q Bit		
										1	Unmasks CGMS_CHNGD_Q Bit		
		WSS_CHNGD_MSKB2								0	Masks WSS_CHNGD_Q Bit		
										1	Unmasks WSS_CHNGD_Q Bit		
		SD_FIELD_CHNGD_MSKB2					0						Masks SD_FIELD_CHNGD_Q
							1						Unmasks SD_FIELD_CHNGD_Q
Reserved			x	x						Set to 0			
MPU_STIM_INTRQ_MSKB2	0									Masks MPU_STIM_INT_Q Bit			
	1									Unmasks MPU_STIM_INT_Q Bit			
0x48 R/W	Interrupt 1 Mask 2	CCAPD_MSKB								0	Masks CCAPD_Q Bit	Note that interrupt in register 0x46 for the CCAP, Gemstar, CGMS and WSS data is using the mode 1 VBI data slicer. (i.e. not VDP)	
										1	Unmasks CCAPD_Q Bit		
		GEMD_MSKB								0	Masks GEMD_Q Bit		
										1	Unmasks GEMD_Q Bit		
		CGMS_CHNGD_MSKB								0	Masks CGMS_CHNGD_Q Bit		
										1	Unmasks CGMS_CHNGD_Q Bit		
		WSS_CHNGD_MSKB								0	Masks WSS_CHNGD_Q Bit		
										1	Unmasks WSS_CHNGD_Q Bit		
		SD_FIELD_CHNGD_MSKB					0						Masks SD_FIELD_CHNGD_Q
							1						Unmasks SD_FIELD_CHNGD_Q
Not used			x	x						Not used			
MPU_STIM_INTRQ_MSKB	0									Masks MPU_STIM_INT_Q Bit			
	1									Unmasks MPU_STIM_INT_Q Bit			

Table 69: User Map 1 Details Register 0x49 to 0x4A

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Comment	Note
0x49 Read	Raw Status 3	SD_OP_50Hz								0	SD 60Hz signal detected at the Output	These bits cannot be cleared or masked. Register 4Ah is used for this purpose
										1	SD 50Hz signal detected at the Output	
		SD_V_LOCK								0	SD Vertical sync Lock not established	
										1	SD Vertical sync Lock established	
		SD_H_LOCK						0			SD Horizontal sync lock not established	
								1			SD Horizontal sync Lock established	
		Not used					x				Not used	
		SCM_LOCK				0					SECAM Lock not established	
		Secam Lock				1					SECAM Lock established	
		[6:5] Reserved		x	x						Not used	
FL_PLL_LOCKED	Indicates the lock status of the PLL (CP)	0								The PLL has not lock to incoming sync		
		1								The PLL has lock to the incoming sync		
0x4A Read	Interrupt Status 3	SD_OP_CHNG_Q								0	No change in SD Signal standard detected	Can be used in blue screen mode. Tells the user what standard is being o/p These bits can be cleared and Masked by register 4Bh and 4Ch respectively
										1	A change of SD signal standard has been detected	
		SD_V_LOCK_CHNG_Q								0	SD Vertical sync lock not established	
										1	SD Vertical sync Lock established	
		SD_H_LOCK_CHNG_Q						0			SD Horizontal sync lock not established	
								1			SD Horizontal sync Lock established	
		SD_AD_CHNG_Q					0				No change in AD_RESULT[2:0] Bits in STATUS 1 register	
							1				AD_RESULT[2:0] Bits in STATUS 1 register has changed	
		SCM_LOCK_CHNG_Q				0					No change in SECAM lock status	
						1					SECAM Lock status has changed	
		PAL_SW_LK_CHNG_Q			0						No change in PAL Swinging Burst lock status	
					1						PAL Swinging Burst lock status has changed	
		Reserved		x							Not used	
FL_PLL_LOCKED_Q		0								No Change in the PLL lock status		
		1								Change in PLL lock status has generated an interrupt		
0x4A Write	Interrupt Clear 3	SD_OP_CHNG_CLR								0	Do not Clear	
										1	Clear SD_OP_CHNG_Q Bit	
		SD_V_LOCK_CHNG_CLR								0	Do not Clear	
										1	Clear SD_V_LOCK_CHNG_Q Bit	
		SD_H_LOCK_CHNG_CLR						0			Do not Clear	
								1			Clear SD_H_LOCK_CHNG_Q Bit	
		SD_AD_CHNG_CLR					0				Do not Clear	
							1				Clear SD_AD_CHNG_Q Bit	
		SCM_LOCK_CHNG_CLR				0					Do not Clear	
						1					Clear SCM_LOCK_CHNG_Q	
		PAL_SW_LK_CHNG_CLR			0						Do not Clear	
			1						Clear PAL_SW_LK_CHNG_Q			
Reserved		0							Set to default			
FL_PLL_LOCKED_CLR		0								Do not Clear		
		1								Clear FL_PLL_LOCKED_Q		

Table 70: User Map 1 Details Register 0x4B

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Comment	Note
0x4B R/W	Interrupt 2 Mask 3	SD_OP_CHNG_MSKB2								0	Mask SD_OP_CHNG_Q Bit	
										1	Unmask SD_OP_CHNG_Q Bit	
		SD_V_LOCK_CHNG_MSKB2								0	Mask SD_V_LOCK_CHNG_Q Bit	
										1	Unmask V_LOCK_CHNG_Q Bit	
		SD_H_LOCK_CHNG_MSKB2							0	Mask SD_H_LOCK_CHNG_Q Bit		
									1	Unmask SD_H_LOCK_CHNG_Q Bit		
		SD_AD_CHNG_MSKB2						0			Mask SD_AD_CHNG_Q Bit	
								1			Unmask SD_AD_CHNG_Q Bit	
		SCM_LOCK_CHNG_MSKB2				0					Mask SCM_LOCK_CHNG_Q	
						1					Unmask SCM_LOCK_CHNG_Q	
PAL_SW_LK_CHNG_MSKB2				0					Mask PAL_SW_LK_CHNG_Q bit			
				1					Unmask PAL_SW_LK_CHNG_Q bit			
	Reserved		0						Set to default			
FL_PLL_LOCKED_MSKB2		0							Mask FL_PLL_LOCKED_Q			
		1							Unmask FL_PLL_LOCKED_Q			

Table 71: User Map 1 Details Register 0x4C to 0x4D

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Comment	Note
0x4C R/W	Interrupt 1 Mask 3	SD_OP_CHNG_MSKB								0	Mask SD_OP_CHNG_Q Bit	
										1	Unmask SD_OP_CHNG_Q Bit	
		SD_V_LOCK_CHNG_MSKB								0	Mask SD_V_LOCK_CHNG_Q Bit	
										1	Unmask V_LOCK_CHNG_Q Bit	
		SD_H_LOCK_CHNG_MSKB							0		Mask SD_H_LOCK_CHNG_Q Bit	
									1		Unmask SD_H_LOCK_CHNG_Q Bit	
		SD_AD_CHNG_MSKB						0			Mask SD_AD_CHNG_Q Bit	
								1			Unmask SD_AD_CHNG_Q Bit	
		SCM_LOCK_CHNG_MSKB				0					Mask SCM_LOCK_CHNG_Q	
						1					Unmask SCM_LOCK_CHNG_Q	
PAL_SW_LK_CHNG_MSKB				0					Mask PAL_SW_LK_CHNG_Q bit			
				1					Unmask PAL_SW_LK_CHNG_Q bit			
	Reserved		x						Not used			
FL_PLL_LOCKED_MSKB		0							Mask FL_PLL_LOCKED_Q			
		1							Unmask FL_PLL_LOCKED_Q			
0x4D Read	Raw Status 4	VDP_CC_AVL								0	Closed Captioning data not available	
										1	Closed Captioning data available	
		Reserved								x	Not used	
		VDP_CGMS_WSS_AVL							0		CGMS/WSS data not detected/available	
									1		CGMS/WSS data detected/available	
		Reserved						x			Not used	
		VDP_GS_PDC_VPS.UTC_AVL				0					GemStar / PDC / VPS / UTC data is not detected/available	
						1					GemStar / PDC / VPS / UTC data is detected/available	
		Reserved			x						Not used	
		VDP_VITC_AVL			0							VITC data is not detected/available
			1							VITC data is detected/available		
VDP_TTX_AVL		0								Teletext is not detected/available		
		1								Teletext is detected/available		

Table 72: User Map 1 Details Register 0x4E

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Comment	Note	
0x4E Read	Interrupt Status 4	VDP_CCAPD_Q								0	No interrupt has been triggered from this register.	These bits can be cleared and masked / unmasked by registers 0x4F and 0x50 respectively. Note that the interrupt signals in 0x4E are using the VDP VBI dataslicer	
										1	Change in Closed Captioning detection has generated an interrupt		
		Reserved								x	Not used		
		VDP_CGMS_WSS_CHNG_Q Please see 0x9C bit 4 (User Sub Map) to determine if interrupt is issued for a change in detected data or for when							0				No interrupt has been generated from this register.
									1				CGMS / WSS data detection bit has changed and generated an interrupt
		Reserved						x					Not used
		VDP_GS_VPS_PDC_UTC_CHNG_Q Please see 0x9C bit 5 (User Sub Map) to determine if interrupt is issued for a change in detected data or for when				0							No interrupt has been generated from this register.
						1							GemStar / PDC / VPS / UTC detection has changed and generated an interrupt
		Reserved			x								Not used
		VDP_VITC_Q		0									No interrupt has been generated from this register.
				1									VITC detection has changed and generated an interrupt
		VDP_TTX_AVL_Q	0										No interrupt has been generated from this register.
	1									Teletext detection has changed and generated an interrupt			
0x4E Write	Interrupt clear 4	VDP_CCAPD_CLR								0	Do not Clear		
										1	Clears VDP_CCAPD_Q		
		Reserved								x	Set to 0		
		VDP_CGMS_WSS_CHNG_CLR							0				Clears VDP_CGMS_WSS_CHNG_Q
		Reserved							1				Not used
		VDP_GS_VPS_PDC_UTC_CHNG_CLR				0							Do not Clear
						1							Clears VDP_GS_VPS_PDC_UTC_CHNG_Q
		Reserved			x								Reserved
		VDP_VITC_CLR		0									Do not Clear
				1									Clears VDP_VITC_Q
		VDP_TTX_CLR	0										Do not Clear
			1										Clear VDP_TTX_AVL_Q

Table 73: User Map 1 Details Register 0x4F to 0x50

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Comment	Note		
0x4F R/W	Interrupt 2 Mask 4	VDP_CCAPD_MSKB2								0	Masks VDP_CCAPD_Q			
										1	Unmasks VDP_CCAPD_Q			
		Reserved								x	Not used			
		VDP_CGMS_WSS_CHNG_MSKB2						0					Masks VDP_CGMS_WSS_CHNG_Q	
									1				Unmasks	
		Reserved					x						Not used	
		VDP_GS_VPS_PDC_UTC_CHNG_MSKB2				0								Masks VDP_GS_VPS_PDC_UTC_CHNG_Q
							1							Unmasks VDP_GS_VPS_PDC_UTC_CHNG_Q
		Reserved			x									Not used
		VDP_VITC_MSKB2		0										Masks VDP_VITC_Q
		1									Unmasks VDP_VITC_Q			
		VDP_TTX_AVL_MSKB2	0								Masks VDP_TTX_AVL_Q			
			1								Unmasks VDP_TTX_AVL_Q			
0x50 R/W	Interrupt 1 Mask 4	VDP_CCAPD_MSKB								0	Masks VDP_CCAPD_Q			
										1	Unmasks VDP_CCAPD_Q			
		Reserved								x	Not used			
		VDP_CGMS_WSS_CHNG_MSKB						0					Masks VDP_CGMS_WSS_CHNG_Q	
									1				Unmasks	
		Reserved					x						Not used	
		VDP_GS_VPS_PDC_UTC_CHNG_MSKB				0								Masks VDP_GS_VPS_PDC_UTC_CHNG_Q
							1							Unmasks VDP_GS_VPS_PDC_UTC_CHNG_Q
		Reserved			x									Not used
		VDP_VITC_MSKB		0										Masks VDP_VITC_Q
		1									Unmasks VDP_VITC_Q			
		VDP_TTX_AVL_MSKB	0								Masks VDP_TTX_AVL_Q			
			1								Unmasks VDP_TTX_AVL_Q			

Table 74: User Map 1 Details Register 0x60

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Comment	Note	
0x60 Read	HDMI_RAW_STAT US_1	AVI_INFO_RAW Raw Status bit								0	If No AVI Infoframe has been received within the last 7 Vsycns. This Bit will reset to zero on the 8th Vsync leading edge following an AVI InfoFrame or after an HDMI reset condition.	An HDMI reset condition includes : -part powered up/ reset -a new TMDS freq is detected	
										1	An AVI Infoframe has been received.		
		AUDIO_INFO_RAW Raw Status bit									0	If No Audio Infoframe has been received within the last 3 Vsycns. This Bit will reset to zero on the 4th Vsync leading edge following an Audio InfoFrame or after an HDMI reset	An HDMI reset condition includes : -part powered up/ reset -a new TMDS freq is detected
											1	An Audio Infoframe has been received.	
		SPD_INFO_RAW Raw Status bit									0	No Source Product Description Infoframe has been received since the last reset condition. This bit reset to zero after an HDMI reset condition.	An HDMI reset condition includes : -part powered up/ reset -a new TMDS freq is detected
											1	Source Product Description Infoframe has been received.	
		MS_INFO_RAW Raw Status bit									0	If No MPEG Source Infoframe has been received within the last 3 Vsycns, this Bit will reset to zero on the 4th Vsync leading edge or after an HDMI reset condition	All packet detect Bits will go low whenever : The part is powered up or a new TMDS freq is detected
											1	MPEG Source Infoframe has been received.	

Table 75: User Map 1 Details Register 0x60 (Continued)

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Comment	Note	
0x60 Read	HDMI_RAW_STAT US_1	ACP_PCKT_RAW Raw Status bit				0					No ACP packet has been received within the last 600ms. This bit will reset to zero after and HDMI reset condition.	An HDMI reset condition includes : -part powered up/ reset -a new TMDS freq is detected	
						1				ACP packets have been received.			
		ISRC0_PCKT_RAW Status bit			0						No ISRC0 packets have been received since the last HDMI reset condition.		An HDMI reset condition includes : -part powered up/ reset -a new TMDS freq is detected
					1					ISRC0 packets have been received.			
		ISRC1_PCKT_RAW Status bit.		0							No ISRC1 packets have been received since the last HDMI reset condition.		An HDMI reset condition includes : -part powered up/ reset -a new TMDS freq is detected
				1						ISRC1 packets have been received.			
		DSD_PCKT_RAW Status bit.		0							No DSD packets has been received within the last 10Hsyncs. This Bit will reset to zero on the 11th Hsync leading edge following a DSD packet or if Audio Sample Packet has been received or after an HDMI reset condition.		An HDMI reset condition includes : -part powered up/ reset -a new TMDS freq is detected
				1						DSD packets have been received.			

Table 76: User Map 1 Details Register 0x61 (Read Only)

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Comment	Note	
0x61 Read	HDMI_INT_STATUS_1	AVI_INFO_ST Indicates if, AVI_INFO_RAW, has changed or not. This Bit is not active if associated Mask is set.								0	AVI_INFO_RAW has not changed. Interrupt has not been generated.		
										1	AVI_INFO_RAW has changed. Interrupt has been generated.		
		AUDIO_INFO_ST Indicates if, AUDIO_INFO_RAW, has changed or not. This Bit is not active if associated Mask is set.								0	AUDIO_INFO_RAW has not changed. Interrupt has not been generated.		
										1	AUDIO_INFO_RAW has changed. Interrupt has been generated.		
		SPD_INFO_ST Indicates if, SPD_INFO_RAW, has changed or not. This Bit is not active if associated Mask is set.							0		SPD_INFO_RAW has not changed. Interrupt has not been generated.		
									1		SPD_INFO_RAW has changed. Interrupt has been generated.		
		MS_INFO_ST Indicates if, MS_INFO_RAW, has changed or not. This Bit is not active if associated Mask is set.						0			MS_INFO_RAW has not changed. Interrupt has not been generated.		
								1			MS_INFO_RAW has changed. Interrupt has been generated.		
		ACP_PCKT_ST Indicates if, ACP_PCKT_RAW, has changed or not. This Bit is not active if associated Mask is set.				0						ACP_PCKT_RAW has not changed. Interrupt has not been generated.	
						1						ACP_PCKT_RAW has changed. Interrupt has been generated.	
		ISRC0_PCKT_ST Indicates if, ISRC0_PCKT_RAW, has changed or not. This Bit is not active if associated Mask is set.				0						ISRC0_PCKT_RAW has not changed. Interrupt has not been generated.	
						1						ISRC0_PCKT_RAW has changed. Interrupt has been generated.	
		ISRC1_PCKT_ST Indicates if, ISRC1_PCKT_RAW, has changed or not. This Bit is not active if associated Mask is set.		0								ISRC1_PCKT_RAW has not changed. Interrupt has not been generated.	
				1								ISRC1_PCKT_RAW has changed. Interrupt has been generated.	
		DSD_PCKT_ST Indicates if, DSD_PCKT_RAW, has changed or not. This Bit is not active if associated Mask is set.		0								DSD_PCKT_RAW has not changed. Interrupt has not been generated.	
				1								DSD_PCKT_RAW has changed. Interrupt has been generated.	

Table 77: User Map 1 Details Register 0x61 (Write Only)

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Comment	Note
0x61 Write	HDMI_INT_CLR_1	AVI_INFO_CLR								0	Do not clear	
										1	Clears AVI_INFO_ST	
		AUDIO_INFO_CLR								0	Do not clear	
										1	Clears AUDIO_INFO_ST	
		SPD_INFO_CLR							0		Do not clear	
									1		Clears SPD_INFO_ST	
		MS_INFO_CLR						0			Do not clear	
								1			Clears MS_INFO_ST	
		ACP_PCKT_CLR					0				Do not clear	
							1				Clears ACP_PCKT_ST	
		ISRC0_PCKT_CLR				0					Do not clear	
						1					Clears ISRC0_PCKT_ST	
		ISRC1_PCKT_CLR			0						Do not clear	
					1						Clears ISRC1_PCKT_ST	
		DSD_PCKT_CLR		0							Do not clear	
				1							Clears DSD_PCKT_ST	

Table 78: User Map 1 Details Register 0x62 to 0x63

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Comment	Note
0x62 R/W	HDMI_INT2_MASK B_1 Masks for Interrupt 2	AVI_INFO_MB2 Mask for AVI_INFO_ST bit								0	Mask	
										1	Unmask	
		AUDIO_INFO_MB2 Mask for AUDIO_INFO_ST bit								0	Mask	
										1	Unmask	
		SPD_INFO_MB2 Mask for SPD_INFO_ST bit							0	Mask		
									1	Unmask		
		MS_INFO_MB2 Mask for MS_INFO_ST bit					0				Mask	
							1				Unmask	
		ACP_PCKT_MB2 Mask for ACP_PCKT_ST bit				0					Mask	
						1					Unmask	
		ISRC0_PCKT_MB2 Mask for ISRC0_PCKT_ST bit			0						Mask	
					1						Unmask	
		ISRC1_PCKT_MB2 Mask for ISRC1_PCKT_ST bit		0							Mask	
				1							Unmask	
		DSD_PCKT_MB2 Mask for DSD_PCKT_ST bit	0								Mask	
			1								Unmask	
0x63 R/W	HDMI_INT1_MASK B_1 Masks for Interrupt 1	AVI_INFO_MB1 Mask for AVI_INFO_ST bit								0	Mask	
										1	Unmask	
		AUDIO_INFO_MB1 Mask for AUDIO_INFO_ST bit								0	Mask	
										1	Unmask	
		SPD_INFO_MB1 Mask for SPD_INFO_ST bit							0	Mask		
									1	Unmask		
		MS_INFO_MB1 Mask for MS_INFO_ST bit					0				Mask	
							1				Unmask	
		ACP_PCKT_MB1 Mask for ACP_PCKT_ST bit				0					Mask	
						1					Unmask	
		ISRC0_PCKT_MB1 Mask for ISRC0_PCKT_ST bit			0						Mask	
					1						Unmask	
		ISRC1_PCKT_MB1 Mask for ISRC1_PCKT_ST bit		0							Mask	
				1							Unmask	
		DSD_PCKT_MB1 Mask for DSD_PCKT_ST bit	0								Mask	
			1								Unmask	

Table 79: User Map 1 Details Register 0x64 (Read Only)

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Comment	Note	
0x64 Read	HDMI_RAW_STAT US_2	AUDIO_S_PCKT_RAW Raw status bit								0	No Audio sample packets has been received within the last 10Hsyncs. This Bit will reset to zero on the 11th Hsync leading edge following an Audio Sample packet or if a DSD Sample Packet has been received or after an HDMI reset condition.	An HDMI reset condition includes : -part powered up/ reset -a new TMDS freq is detected	
										1	Audio Sample packets have been received.		
		AUDIO_C_PCKT_RAW Raw status bit								0	No Audio Clock Regeneration packets have been received since the last HDMI reset condition	An HDMI reset condition includes : -part powered up/ reset -a new TMDS freq is detected	
										1	Audio Clock Regeneration packets have been received		
		GEN_CTL_PCKT_RAW Raw status bit.							0		No General Control packets have been received since the last HDMI reset condition	An HDMI reset condition includes : -part powered up/ reset -a new TMDS freq is detected	
									1		General Control packets have been received.		
		INFO_FR_PCKT_RAW Raw status bit.						0			No Infoframes packet have been received since the last HDMI reset condition.	An HDMI reset condition includes : -part powered up/ reset -a new TMDS freq is detected	
								1			Infoframes packet have been received.		
		AV_MUTE_RAW Raw status Bit.					0				No AV Mute raw has been received since last HDMI reset condition	An HDMI reset condition includes : -part powered up/ reset -a new TMDS freq is detected	
							1				AV Mute received		
		DE_REGEN_LCK_RAW Status bit. This bit says whether or not the DE regeneration block has locked to the incoming DE signal. Changes whenever DE changes including mode changes and plug/unplug			0							DE regeneration Block has not been locked to the incoming DE signal	
					1							DE regeneration Block has been locked to the incoming DE signal	
		HDMI_ENCRPT_RAW Status bit. This bit says whether the current frame is encrypted or not. It is updated every vsync.		0								Current frame is not been encrypted	
				1								Current frame is encrypted	
		AUDIO_PLL_LCK_RAW Status bit. High if Audio PLL is locked to synthesized audio clock	0									Audio PLL has not been locked to the synthesized audio clock	
			1									Audio PLL has been locked to the synthesized audio clock	

Table 80: User Map 1 Details Register 0x65 (Read Only)

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Comment	Note		
0x65 Read	HDMI_INT_Status_2	AUDIO_S_PCKT_ST Indicates if, AUDIO_S_PCKT_RAW, has changed or not. This Bit is not active if associated Mask is set.								0	AUDIO_S_PCKT_RAW has not changed. Interrupt has not been generated			
											1	AUDIO_S_PCKT_RAW has changed. Interrupt has been generated		
		AUDIO_C_PCKT_ST Indicates if, AUDIO_C_PCKT_RAW, has changed or not. This Bit is not active if associated Mask is set.									0	AUDIO_C_PCKT_RAW has not changed. Interrupt has not been generated		
											1	AUDIO_C_PCKT_RAW has changed. Interrupt has been generated		
		GEN_CTL_PCKT_ST Indicates if, GEN_CTL_PCKT_RAW, has changed or not. This Bit is not active if associated Mask is set.									0	GEN_CTL_PCKT_RAW has not changed. Interrupt has not been generated		
											1	GEN_CTL_PCKT_RAW has changed. Interrupt has been generated		
		INFO_FR_PCKT_ST Indicates if, INFO_FR_PCKT_RAW, has changed or not. This Bit is not active if associated Mask is set.							0				INFO_FR_PCKT_RAW has not changed. Interrupt has not been generated	
									1				INFO_FR_PCKT_RAW has changed. Interrupt has been generated	
		AV_MUTE_ST Indicates if, AV_MUTE_RAW, has changed or not. This Bit is not active if associated Mask is set.					0						AV_MUTE_RAW has not changed. Interrupt has not been generated	
							1						AV_MUTE_RAW has changed. Interrupt has been generated	
		DE_REGEN_LCK_ST Indicates if, DE_REGEN_LCK_RAW, has changed or not. This Bit is not active if associated Mask is set.				0							DE_REGEN_LCK_RAW has not changed. Interrupt has not been generated	
						1							DE_REGEN_LCK_RAW has changed. Interrupt has been generated	
		HDMI_ENCRPT_ST Indicates if, HDMI_ENCRPT_RAW, has changed or not. This Bit is not active if associated Mask is set.			0								HDMI_ENCRPT_RAW has not changed. Interrupt has not been generated	
					1								HDMI_ENCRPT_RAW has changed. Interrupt has been generated	
		AUDIO_PLL_LCK_ST Indicates if, AUDIO_PLL_LCK_RAW, has changed or not. This Bit is not active if associated Mask is set.		0									AUDIO_PLL_LCK_RAW has not changed. Interrupt has not been generated	
				1									AUDIO_PLL_LCK_RAW has changed. Interrupt has been generated	

Table 81: User Map 1 Details Register 0x65 (Write Only)

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Comment	Note	
0x65 Write	HDMI_INT_CLR_2	AUDIO_S_PCKT_CLR								0	Do not clear		
										1	Clears AUDIO_S_PCKT_ST		
		AUDIO_C_PCKT_CLR									0	Do not clear	
											1	Clears AUDIO_C_PCKT_ST	
		GEN_CTL_PCKT_CLR									0	Do not clear	
											1	Clears GEN_CTL_PCKT_ST	
		INFO_FR_PCKT_CLR									0	Do not clear	
											1	Clears INFO_FR_PCKT_ST	
		AV_MUTE_CLR									0	Do not clear	
											1	Clears AV_MUTE_ST	
		DE_REGEN_LCK_CLR									0	Do not clear	
											1	Clears DE_REGEN_LCK_ST	
		HDMI_ENCRPT_CLR									0	Do not clear	
											1	Clears HDMI_ENCRPT_ST	
		AUDIO_PLL_LCK_CLR									0	Do not clear	
											1	Clears AUDIO_PLL_LCK_ST	

Table 82: User Map 1 Details Register 0x66 to 0x67

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Comment	Note
0x66 R/W	HDMI_INT2_MASK B_2 Masks for Interrupt 2	AUDIO_S_PCKT_MB2								0	Mask	
										1	Unmask	
		AUDIO_C_PCKT_MB2								0	Mask	
										1	Unmask	
		GEN_CTL_PCKT_MB2							0		Mask	
									1		Unmask	
		INFO_FR_PCKT_MB2					0				Mask	
								1			Unmask	
		AV_MUTE_MB2				0					Mask	
						1					Unmask	
		DE_REGEN_LCK_MB2			0						Mask	
					1						Unmask	
		HDMI_ENCPT_MB2		0							Mask	
				1							Unmask	
AUDIO_PLL_LCK_MB2		0							Mask			
		1							Unmask			
0x67 R/W	HDMI_INT1_MASK B_2 Masks for Interrupt 1	AUDIO_S_PCKT_MB1								0	Mask	
										1	Unmask	
		AUDIO_C_PCKT_MB1								0	Mask	
										1	Unmask	
		GEN_CTL_PCKT_MB1							0		Mask	
									1		Unmask	
		INFO_FR_PCKT_MB1					0				Mask	
								1			Unmask	
		AV_MUTE_MB1				0					Mask	
						1					Unmask	
		DE_REGEN_LCK_MB1			0						Mask	
					1						Unmask	
		HDMI_ENCPT_MB1		0							Mask	
				1							Unmask	
AUDIO_PLL_LCK_MB1		0							Mask			
		1							Unmask			

Table 83: User Map 1 Details Register 0x68

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Comment	Note	
0x68 Read	HDMI_RAW_STAT US_3	VIDEO_PLL_LCK_RAW Raw status bit.								0	TMDS PLL is not locked to the incoming HDMI clock.		
											1	TMDS PLL is locked to the incoming HDMI clock.	
		HDMI_MODE_RAW Raw status bit									0	DVI is being received.	
											1	HDMI is being received.	
		AUDIO_CH_MODE_RAW Status bit. Specifies if audio is in stereo or multi-channel.								0		Two-channel audio (could be compressed channel).	
										1		Multi-channel audio (2, 4, 6 or 8-channel audio).	
		TMDS_CLK_B_RAW Raw status bit.							0			No TMDS clock detected on Port B.	
									1			TMDS clock detected on Port B.	
		TMDS_CLK_A_RAW Raw status bit.					0					No TMDS clock detected on Port A.	
							1					TMDS clock detected on Port A.	
		INTERNAL_MUTE_RAW Raw Status bit				0						Audio is not muted.	
						1						Audio is muted.	
		GAMUT_MDATA_RAW Indicates if Gamut metadata packet received in last Vsync.			0							No Gamut metadata packet received within last Vsync. Reset to zero after an HDMI reset condition.	An HDMI reset condition includes part powered up/reset, and new TMDS freq detected. Refer to HDMI 1.3 spec.
					1							Gamut metadata packet received within last Vsync.	
		V_LOCKED_RAW Indicates if the vertical sync filter has locked and vertical sync parameters in the HDMI Map are valid.		0								Vertical sync filter has not locked and vertical sync parameters are not valid.	This bit is valid and accurate ~50 ms following a resolution change on the input.
				1								Vertical sync filter has locked and vertical sync parameters are valid.	

Table 84: User Map 1 Details Register 0x69 (Read Only)

Sub address	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Comment	Note	
0x69 Read	HDMI_INT_STATU S_3	VIDEO_PLL_LCK_ST Indicates if VIDEO_PLL_LCK_RAW has changed or not. This bit is not active if associated mask is set.								0	VIDEO_PLL_LCK_RAW has not changed. Interrupt has not been generated		
										1	VIDEO_PLL_LCK_RAW has changed. Interrupt has been generated		
		HDMI_MODE_ST Indicates if HDMI_MODE_RAW has changed or not. This bit is not active if associated mask is set.								0	HDMI_MODE_RAW has not changed. Interrupt has not been generated		
										1	HDMI_MODE_RAW has changed. Interrupt has been generated		
		AUDIO_CH_MODE_ST Indicates if AUDIO_CH_MODE_RAW has changed or not. This bit is not active if associated mask is set.							0		AUDIO_CH_MODE_RAW has not changed. Interrupt has not been generated		
									1		AUDIO_CH_MODE_RAW has changed. Interrupt has been generated		
		TMDS_CLK_B_ST Indicates if TMDS_CLK_B_RAW has changed or not. This bit is not active if associated mask is set.					0				TMDS_CLK_B_RAW has not changed. Interrupt has not been generated		
							1				TMDS_CLK_B_RAW has changed. Interrupt has been generated		
		TMDS_CLK_A_ST Indicates if TMDS_CLK_A_RAW has changed or not. This bit is not active if associated mask is set.				0					TMDS_CLK_A_RAW has not changed. Interrupt has not been generated		
						1					TMDS_CLK_A_RAW has changed. Interrupt has been generated		
		INTERNAL_MUTE_ST Indicates if INTERNAL_MUTE_RAW has changed or not. This bit is not active if associated mask is set.			0						INTERNAL_MUTE_RAW has not changed. Interrupt has not been generated		
					1						INTERNAL_MUTE_RAW has changed. Interrupt has been generated		
		GAMUT_MDATA_ST Indicates if GAMUT_MDATA_RAW has changed. This bit is not active if associated mask is set.		0							GAMUT_MDATA_RAW has not changed		
				1							GAMUT_MDATA_RAW has changed		
		V_LOCKED_ST Indicates if the vertical sync filter locked status has changed. This bit is not active if the set.	0									No Status change for V_LOCKED	
			1									Status change for V_LOCKED	

Table 85: User Map 1 Details Register 0x69 (Write Only)

Sub address	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Comment	Note		
0x69 Write	HDMI_INT_CLR_3	VIDEO_PLL_LCK_CLR								0	Do not clear			
										1	Clears VIDEO_PLL_LCK_ST			
		HDMI_MODE_CLR									0	Do not clear		
											1	Clears HDMI_MODE_ST		
		AUDIO_CH_MODE_CLR									0	Do not clear		
										1		Clears AUDIO_CH_MODE_ST		
		TMDS_CLK_B_CLR									0	Do not clear		
									1			Clears TMDS_CLK_B_ST		
		TMDS_CLK_A_CLR									0	Do not clear		
								1				Clears TMDS_CLK_A_ST		
		INTERNAL_MUTE_CLR									0	Do not clear		
								1				Clears INTERNAL_MUTE_ST. Only applies if MUTE_INT_REAL_STATUS=0		
		GAMUT_MDATA_CLR Clear bit for GAMUT_MDATA_ST.										0	does not clear GAMUT_MDATA	
												1	clears GAMUT_MDATA	
V_LOCKED_CL Clear bit for V_LOCKED_ST.										0	Do not clear			
										1	Clears V_LOCKED_ST.			

Table 86: User Map 1 Details Register 0x6A to 0x6B

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Comment	Note
0x6A R/W	HDMI_INT2_MASK B_3 Masks for interrupt 2	VIDEO_PLL_LCK_MB2 Mask for VIDEO_PLL_LCK_ST bit								0	Mask	
										1	Unmask	
		HDMI_MODE_MB2 Mask for HDMI_MOD_ST bit								0	Mask	
										1	Unmask	
		AUDIO_CH_MODE_MB2 Mask for AUDIO_CH_MODE_ST bit							0		Mask	
									1		Unmask	
		TMDS_CLK_B_MB2 Mask for TMDS_CLK_B_ST					0				Mask	
								1			Unmask	
		TMDS_CLK_A_MB2 Mask for TMDS_CLK_A_ST				0					Mask	
							1				Unmask	
		INTERNAL MUTE MB2			0						Mask	
						1					Unmask	
		GAMUT_MDATA_MB2 Mask bit for GAMUT_MDATA_ST.		0							Mask	
					1						Unmask	
V_LOCKED_MB2 Mask bit for V_LOCKED_ST.		0							Mask			
			1						Unmask			
0x6B R/W	HDMI_INT_MASKB 3	VIDEO_PLL_LCK_MB1 Mask for VIDEO_PLL_LCK_STbit								0	Mask	
										1	Unmask	
		HDMI_MODE_MB1 Mask for HDMI_MOD_ST bit								0	Mask	
										1	Unmask	
		AUDIO_CH_MODE_MB1 Mask for AUDIO_CH_MODE_ST bit							0		Mask	
									1		Unmask	
		TMDS_CLK_B_MB1 Mask for TMDS_CLK_B_ST					0				Mask	
								1			Unmask	
		TMDS_CLK_A_MB1 Mask for TMDS_CLK_A_ST				0					Mask	
							1				Unmask	
		INTERNAL MUTE MB1			0						Mask	
						1					Unmask	
		GAMUT_MDATA_MB1 Mask bit for GAMUT_MDATA_ST.		0							Mask	
											1	Unmask
V_LOCKED_MB1 Mask bit for V_LOCKED_ST.		0							Mask			
									1	Unmask		

Table 87: User Map 1 Details Register 0x6C (Read Only)

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Comment	Note
0x6C Read	HDML_INT_STATUS_4	NEW_AVI_INFO_ST Indicates if new AVI infoframe received or not. This bit is not active if associated mask is set.								0	No new AVI InfoFrame received	
										1	An AVI InfoFrame with new content received.	
		NEW_AUDIO_INFO_ST Indicates if new Audio Infoframe received or not. This bit is not active if associated mask is set.								0	No new Audio InfoFrame received.	
										1	An audio InfoFrame with new content received.	
		NEW_SPD_INFO_ST Indicates if new SPD Infoframe received or not. This bit is not active if associated mask is set.							0		No new SPD InfoFrame received.	
									1		An SPD InfoFrame with new content received.	
		NEW_MS_INFO_ST Indicates if new MPEG Source Infoframe received or not. This bit is not active if associated mask is set.						0			No new MPEG Source InfoFrame received.	
								1			An MPEG Source InfoFrame with new content received.	
		NEW_ACP_PCKT_ST Indicates if new ACP Packet received or not. This bit is not active if associated mask is set.				0					No new ACP Packet received.	
						1					An ACP Packet with new content received.	
		NEW_ISRC1_PCKT_ST Indicates if new ISRC1 Packet received or not. This bit is not active if associated mask is set.			0						No new ISRC1 Packet received.	
					1						An ISRC1 Packet with new content received	
		NEW_ISRC2_PCKT_ST Indicates if new ISRC2 Packet received or not. This bit is not active if associated mask is set.		0							No new ISRC2 Packet received.	
				1							An ISRC2 Packet with new content received	
		NEW_GAMUT_METADATA_ST Indicates if new Gamut metadata received or changed.		0							No new Gamut metadata packet received or no change has taken place.	Refer to HDMI 1.3 spec.
				1							New Gamut metadata packet received that triggered this interrupt.	

Table 88: User Map 1 Details Register 0x6C (Write Only)

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Comment	Note	
0x6C Write	HDML_INT_CLR_4	NEW_AVI_INFO_CLR								0	Do not clear		
										1	Clears NEW_AVI_INFO_S T and NEW_AVI_INFO_R AW		
		NEW_AUDIO_INFO_CLR									0	Do not clear	
										1	Clears NEW_AUDIO_INFO _ST and NEW_AUDIO_INFO _RAW		
		NEW_SPD_INFO_CLR									0	Do not clear	
									1		Clears NEW_SPD_INFO_S T and NEW_SPD_INFO_R AW		
		NEW_MS_INFO_CLR						0			Do not clear		
								1			Clears NEW_MS_INFO_ST and NEW_MS_INFO_RA W		
		NEW_ACP_PCKT_CLR					0				Do not clear		
							1				Clears NEW_ACP_PCKT_S T and NEW_ACP_PCKT_R AW		
		NEW_ISRC1_PCKT_CLR				0					Do not clear		
						1					Clears NEW_ISRC1_PCKT _ST and NEW_ISRC1_PCKT _RAW		
		NEW_ISRC2_PCKT_CLR			0						Do not clear		
					1						Clears NEW_ISRC2_PCKT _ST and NEW_ISRC2_PCKT _RAW		
		NEW_GAMUT_MDATA_CLR Clear bit for NEW_GAMUT_MDATA_S T		0							Do not clear		
				1							Clears NEW_GAMUT_MD ATA_ST and NEW_GAMUT_MD ATA_RAW		

Table 89: User Map 1 Details Register 0x6D

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Comment	Note
0x6D R/W	HDMI_INT2_MASK B_4 Masks for interrupt 2	NEW_AVI_INFO_MB2 Mask for NEW_AVI_INFO_ST bit								0	Mask	
										1	Unmask	
		NEW_AUDIO_INFO_MB2 Mask for NEW_AUDIO_INFO_ST bit								0	Mask	
										1	Unmask	
		NEW_SPD_INFO_MB2 Mask for NEW_SPD_INFO_ST bit						0			Mask	
								1			Unmask	
		NEW_MS_INFO_MB2 Mask for NEW_MS_INFO_ST bit					0				Mask	
							1				Unmask	
		NEW_ACP_PCKT_MB2 Mask for NEW_ACP_PCKT_ST bit				0					Mask	
						1					Unmask	
		NEW_ISRC1_PCKT_MB2 Mask for NEW_ISRC1_PCKT_ST bit			0						Mask	
					1						Unmask	
		NEW_ISRC2_PCKT_MB2 Mask for NEW_ISRC2_PCKT_ST bit		0							Mask	
				1							Unmask	
NEW_GAMUT_MDATA_MB2 Mask bit for NEW_GAMUT_MDATA_ST	0									Mask		
	1									Unmask		

Table 90: User Map 1 Details Register 0x6E

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Comment	Note	
0x6E R/W	HDMI_INT1_MASK B_4 Masks for interrupt 1	NEW_AVI_INFO_MB1 Mask for NEW_AVI_INFO_ST bit								0	Mask		
									1		Unmask		
		NEW_AUDIO_INFO_MB1 Mask for NEW_AUDIO_INFO_ST bit								0		Mask	
									1			Unmask	
		NEW_SPD_INFO_MB1 Mask for NEW_SPD_INFO_ST bit							0			Mask	
								1				Unmask	
		NEW_MS_INFO_MB1 Mask for NEW_MS_INFO_ST bit						0				Mask	
								1				Unmask	
		NEW_ACP_PCKT_MB1 Mask for NEW_ACP_PCKT_ST bit						0				Mask	
								1				Unmask	
		NEW_ISRC1_PCKT_MB1 Mask for NEW_ISRC1_PCKT_ST bit						0				Mask	
								1				Unmask	
		NEW_ISRC2_PCKT_MB1 Mask for NEW_ISRC2_PCKT_ST bit						0				Mask	
								1				Unmask	
NEW_GAMUT_MDATA_MB1 Mask bit for NEW_GAMUT_MDATA_S										0	Mask		
										1	Unmask		

Table 91: User Map 1 Details Register 0x6F (Read Only)

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Comment	Note	
0x6F Read	HDMI_INT_STATUS_5	AUDIO_PCKT_ERR_ST Indicates if an uncorrectable error has been detected in the Audio Packets or not. This Bit is not active if associated Mask is set.								0	No uncorrectable error has been detected in the Audio Packets.		
										1	An uncorrectable error as been detected in an Audio Packet.		
		PACKET_ERROR_ST Indicates if an uncorrectable error in Packet header has been detected or not. This Bit is not active if associated Mask is set.								0	No uncorrectable error in Packet header has been detected.		
										1	An uncorrectable error has been detected in an unknown Packet (Error in the Packet Header)		
		INFOFRAME_ERR_ST Indicates if an uncorrectable error has been detected in the InfoFrame Packets or not. This Bit is not active if associated Mask is set.							0		No uncorrectable error has been detected in the InfoFrame Packets.		
									1		An uncorrectable error has been detected in an InfoFrame Packets.		
		CHANGE_N_ST Indicates if Audio Clock Regeneration N value has changed or not. This Bit is not active if associated Mask is set.						0			Audio Clock Regeneration N value has not changed.		
								1			Audio Clock Regeneration N value has changed.		
		CTS_PASS_THRSH_ST Indicates if CTS changes by more than threshold or not (cf reg 10h HDMI Map). This Bit is not active if associated Mask is set.					0				Audio Clock Regeneration CTS value has not passed the threshold.		
							1				Audio Clock Regeneration CTS value has changes more than threshold		
		Reserved	x	x	x							Audio FIFO has not overflowed.	

Table 92: User Map 1 Details Register 0x6F (Write Only)

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Comment	Note		
0x6F Write	HDMI_INT_CLR_5	AUDIO_PCKT_ERR_CLR								0	Do not clear			
										1	Clears AUDIO_PCKT_ERR_ST and AUDIO_PCKT_ERR_RAW			
		PACKET_ERROR_CLR									0	Do not clear		
										1	Clears PACKET_ERROR_ST and PACKET_ERROR_RAW			
		INFOFRAME_ERR_CLR									0	Do not clear		
									1		Clears INFOFRAME_ERR_ST and INFOFRAME_ERR_RAW			
		CHANGE_N_CLR									0	Do not clear		
									1		Clears CHANGE_N_ST and CHANGE_N_RAW			
		CTS_PASS_THRSH_CLR										0	Do not clear	
								1			Clears CTS_PASS_THRSH_ST and CTS_PASS_THRSH_RAW			
	Reserved		0	0	0						Set to 0			

Table 93: User Map 1 Details Register 0x70 to 0x71

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Comment	Note
0x70 R/W	HDMI_INT2_MASK B_5 Masks for interrupt 2	AUDIO_PCKT_ERR_MB2 Mask for AUDIO PCKT ERR ST bit								0	Mask	
										1	Unmask	
		PACKET_ERROR_MB2 Mask for PACKET ERROR ST bit								0	Mask	
										1	Unmask	
		INFOFRAME_ERR_MB2 Mask for INFOFRAME ERR ST bit							0		Mask	
								1			Unmask	
		CHANGE_N_MB2 Mask for CHANGE N ST bit					0				Mask	
							1				Unmask	
0x71 R/W	HDMI_INT1_MASK B_5 Masks for interrupt 1	AUDIO_PCKT_ERR_MB1 Mask for AUDIO PCKT ERR ST bit								0	Mask	
										1	Unmask	
		PACKET_ERROR_MB1 Mask for PACKET ERROR ST bit								0	Mask	
										1	Unmask	
		INFOFRAME_ERR_MB1 Mask for INFOFRAME ERR ST bit							0		Mask	
								1			Unmask	
		CHANGE_N_MB1 Mask for CHANGE N ST bit					0				Mask	
							1				Unmask	
0x70	Reserved		0	0	0						Set to 0	
			0	0	0						Set to 0	
			0	0	0						Set to 0	

Table 94: User Map 1 Details Register 0x72 (Read Only)

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Comment	Note	
0x72 Read	HDMI_INT_STATUS_6	FIFO_NEAR_UFLO_ST Indicates if Audio FIFO has reached low threshold or not (cf reg12h HDMI map). This Bit is not active if associated Mask is set								0	Audio FIFO has not reached low threshold.		
											1	Audio FIFO has reached low threshold.	
		NEW_TMDS_FRQ_ST Indicates if TMDS frequency has changed by more than tolerance or not (cf reg06h HDMI map). This Bit is not active if associated Mask is									0	TMDS frequency has not changed by more than tolerance.	
											1	TMDS frequency has changed by more than tolerance.	
		AUDIO_FLT_LINE_ST Indicates if Audio Sample Packet with flatline bit set has been received or not. This Bit is not active if associated Mask is set								0		Audio Sample Packet with flatline bit set has not been received.	
										1		Audio Sample Packet with flatline bit set has been received.	
		NEW_SAMP_RT_ST Indicates if sampling rate bits of the channel status on audio channel 0 have changed or not. This Bit is not active if associated Mask is set						0				The sampling rate bits of the channel status on audio channel 0 have not changed.	
								1				The sampling rate bits of the channel status on audio channel 0 have changed.	
		PARRITY_ERROR_ST Indicates if parity error has been detected in the Audio Packets or not. This Bit is not active if associated Mask is set				0						No parity error has detected in the Audio Packets.	
						1						A parity error has been detected in an Audio Packet.	
		AKSV_UPDATE_ST Indicate and AKSV update from the HDMI transmitter. This indicates that the transmitter has initiated an authentication.				0						AKSV has not been updated	
						1						AKSV has been updated	
		VCLK_CHNG_ST Indicates if irregular or missing pulse detected in TMDS clock		0								No irregular or missing pulse detected in TMDS	
				1								Irregular or missing pulses detected in TMDS clock triggered this interrupt	
		DEEP_COLOR_CHNG_ST Indicates if deep color mode has changed	0									Deep color mode has not changed.	Refer to HDMI 1.3 spec.
			1									Change in deep color triggered this interrupt.	

Table 95: User Map 1 Details Register 0x72 (Write Only)

Subaddress	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Comment	Note		
0x72 Write	HDMI_INT_CLR_6	FIFO_NEAR_UFLO_CLR								0	Do not clear			
										1	Clears FIFO_NEAR_UFLO_ST and FIFO_NEAR_UFLO_RAW			
		NEW_TMDS_FRQ_CLR									0	Do not clear		
										1	Clears NEW_TMDS_FRQ_ST and NEW_TMDS_FRQ_RAW			
		AUDIO_FLT_LINE_CLR									0	Do not clear		
									1			Clears AUDIO_FLT_LINE_ST and AUDIO_FLT_LINE_RAW		
		NEW_SAMP_RT_CLR									0	Do not clear		
									1			Clears NEW_SAMP_RT_ST and NEW_SAMP_RT_RAW		
		PARRITY_ERROR_CLR									0	Do not clear		
								1				Clears PARRITY_ERROR_ST and PARRITY_ERROR_RAW		
		AKSV_UPDATE_CL										0	Do not clear	
												1	Clears AKSV_UPDATE_ST and AKSV_UPDATE_RAW	
		VCLK_CHNG_CL Clear bit for VCLK_CHNG_ST										0	Do not clear	
												1	Clears VCLK_CHNG_ST and	
DEEP_COLOR_CHNG_CLR Clear bit for DEEP_COLOR_CHNG_ST										0	Do not clear			
										1	Clears DEEP_COLOR_CHNG_ST			

Table 96: User Map 1 Details Register 0x73 to 0x74

Sub address	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Comment	Note	
0x73 R/W	HDMI_INT2_MASK B_6 Masks for interrupt 2	FIFO_NEAR_UFLO_M2 Mask for FIFO NEAR UFLO ST bit								0	Mask		
										1	Unmask		
		NEW_TMDS_FRQ_M2 Mask for NEW TMDS FRQ ST bit							0			Mask	
									1			Unmask	
		AUDIO_FLT_LINE_M2 Mask for AUDIO FLT LINE ST bit						0				Mask	
								1				Unmask	
		NEW_SAMP_RT_MB2 Mask for NEW SAMP RT ST bit				0						Mask	
						1						Unmask	
		PARRITY_ERROR_M2 Mask PARRITY_ERROR_ST bit				0						Mask	
						1						Unmask	
		AKSV_UPDATE_M2 Mask for AKSV_UPDATE_ST			0							Mask	
					1							Unmask	
		VCLK_CHNG_MB2 Mask bit for VCLK_CHNG_ST		0								Mask	
				1								Unmask	
DEEP_COLOR_CHNG_M B2 Mask bit for DEEP_COLOR_CHNG_ST	0									Mask			
	1									Unmask			
0x74 R/W	HDMI_INT2_MASK B_6 Masks for interrupt 1	FIFO_NEAR_UFLO_M1 Mask for FIFO NEAR UFLO ST bit								0	Mask		
										1	Unmask		
		NEW_TMDS_FRQ_M1 Mask for NEW_TMDS_FRQ_ST							0			Mask	
									1			Unmask	
		AUDIO_FLT_LINE_M1 Mask for AUDIO_FLT_LINE_ST bit						0				Mask	
								1				Unmask	
		NEW_SAMP_RT_MB1 Mask for NEW_SAMP_RT_ST bit				0						Mask	
						1						Unmask	
		PARRITY_ERROR_M1 Mask PARRITY_ERROR_ST bit				0						Mask	
						1						Unmask	
		AKSV_UPDATE_M1 Mask for AKSV_UPDATE_ST			0							Mask	
					1							Unmask	
		VCLK_CHNG_MB1 Mask bit for VCLK_CHNG_ST		0								Mask	
				1								Unmask	
DEEP_COLOR_CHNG_M B1 Mask bit for DEEP_COLOR_CHNG_ST	0									Mask			
	1									Unmask			

Table 97: User Map 1 Details Register 0x75

Sub address	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Comment	Note		
0x75 R/W	DLL_ON_LLC_PAT H	DLL_ON_LLC_PHASE [4:0]				0	0	0	0	0	32 phases available for the DLL			
					~	~	~	~	~	~				
					1	1	1	1	1	1				
		DLL_ON_LLC_MUX			0							Bypass the DLL		
						1							Mux the DLL output to the LLC output pin	
		DLL_ON_LLC			0								Disable the DLL	
				1							Enable the DLL			
		Reserved	0											

Table 98: User Map 1 Details Register 0x9A to 0x9E

Sub address	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Comment	Note	
0x9A R/W	CP_CONTRAST	CP_CONTRAST[7:0] Contrast Adjustment control	1	0	0	0	0	0	0	0	Default gain of 1.0 Gain on Luma Channel (Gain Range 0 to 1.99)	VID_ADJ_EN must be set to 1	
0x9B R/W	CP_SATURATION	CP_SATURATION[7:0] Saturation Adjustment control	1	0	0	0	0	0	0	0	Default gain of 1.0 Gain on Chroma Channel (Gain Range 0 to 1.99)	VID_ADJ_EN must be set to 1	
0x9C R/W	CP_BRIGHTNESS	CP_BRIGHTNESS[7:0] Brightness Adjustment control									Default Offset of 0 Offset of Luma channel. Register range of -128 to 127 to provide an Brightness range of 508d to -512d	VID_ADJ_EN must be set to 1	
0x9D R/W	CP_HUE	CP_HUE[7:0] Hue Adjustment control									Default gain of 1.0 Phase on Chroma Channel (Range 0 to 180 degrees)	VID_ADJ_EN must be set to 1	
0x9E R/W	VID_ADJ_BLANK_CTRL	Reserved		0	0	0	0	0	0	0	Reserved		
		VID_ADJ_EN Video Adjustment controls enable	0									Disable Color Controls	
			1									Enable Color Controls	

2.3 User Map 2

Table 99: User Map 2 Details Register 0xEA to 0xEF

Sub address	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Comment
0xEA R/W	hidden_slave_address	RSV_ADDR[7:0]	0	1	0	0	1	1	0	0	I2C address of the reserved map	
0xEB R/W	uss1_slave_address	USS1_ADDR[7:0]	0	1	0	0	0	1	0	0	I2C address of the User Sub Map 1	
0xEC R/W	vdp_slave_address	VDP_ADDR[7:0]	0	1	0	0	1	0	0	0	I2C address of the VDP Map (User Map 3)	
0xED R/W	ksv_slave_address	KSV_ADDR[7:0]	0	1	1	0	0	1	0	0	I2C address of the KSV Map	
0xEE R/W	edid_slave_address	EDID_ADDR[7:0]	0	1	1	0	1	1	0	0	I2C address of the EDID Map	
0xEF R/W	hdmi_slave_address	ADDR_BIT[7:0]	1	0	0	1	1	0	0	0	I2C address of the HDMI Map	

2.4 User Map 3 (VDP Map)

Table 100: User Map 3 Details Register 0x3C to 0x3F

Sub address	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register Setting	Comment
0x3C Read	VDP_cgms_typeb_data_1	VDP_cgms_typeb_data[7:0]	x	x	x	x	x	x	x	x	Decoded byte 1 of CGMS type B data	
0x3D Read	VDP_cgms_typeb_data_2	VDP_cgms_typeb_data[15:8]	x	x	x	x	x	x	x	x	Decoded byte 2 of CGMS type B data	
0x3E Read	VDP_cgms_typeb_data_3	VDP_cgms_typeb_data[23:16]	x	x	x	x	x	x	x	x	Decoded byte 3 of CGMS type B data	
0x3F Read	VDP_cgms_typeb_data_4	VDP_cgms_typeb_data[31:24]	x	x	x	x	x	x	x	x	Decoded byte 4 of CGMS type B data	

Table 101: User Map 3 Details Register 0x40 to 0x46

Sub address	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register Setting	Comment	
0x40 Read	Status Detection Register	STATUS_CCAP								0	Closed Captioning is not detected		
										1	Close Captioning is detected		
		STATUS_CCAP_EVEN_FIELD								0	Closed captioning on odd field		
										1	Closed captioning on even field		
		STATUS_WSS_CGMS							0		CGMS/WSS not detected		
									1		CGMS/WSS detected		
		Reserved							0				Reserved
		STATUS_GS_VPS_PDC_UTC_CGMSTB				0							Gemstar, PDC, VPS, UTC, CGMSTB are not detected
						1							Gemstar, PDC, VPS, UTC, CGMSTB are detected
		STATUS_GEMS_TYPE			0								GEMSTAR 1x detected
				1						GEMSTAR 2x detected			
		STATUS_VITC	0								VITC data has not been detected		
			1								VITC data has been detected		
		STATUS_TTXT	0								Teletext not detected		
			1								Teletext detected		
0x41 Read	VDP CCAP Data 0	VDP_CCAP_DATA[7:0]	0	0	0	0	0	0	0	0	Decoded Byte1 of CCAP data		
0x42 Read	VDP CCAP Data 1	VDP_CCAP_DATA[15:8]	0	0	0	0	0	0	0	0	Decoded Byte 2 of CCAP data		
0x43 Read	VDP CGMS WSS Data 1	VDP_CGMS_WSS_DATA[23:16]	0	0	0	0	0	0	0	0	Decoded CGMS[23:16]		
0x44 Read	VDP CGMS WSS Data 2	VDP_CGMS_WSS_DATA[15:8]	0	0	0	0	0	0	0	0	Decoded CGMS[15:8] /WSS[13:8] data		
0x45 Read	VDP CGMS WSS Data 3	VDP_CGMS_WSS_DATA[7:0]	0	0	0	0	0	0	0	0	Decoded CGMS[7:0] / WSS[7:0] data		
0x46 Read	VDP WSS Biphase Error Count	VDP_WSS_BIPHASE_ERROR_COUNT[3:0]					0	0	0	0	Number of errors encountered while decoding the biphase WSS standard. Each bit is represented by positive or negative transition. If these transitions are not detected by VDP during bit-time, error count is increased.		
		Reserved	x	x	x	x					Reserved		

Table 102: User Map 3 Details Register 0x47 to 0x54

Sub address	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register Setting	Comment
0x47 Read	VDP GS VPS UTC CGMSTB Data 0	VDP_GS_VPS_PDC_UTC_CGMSTB_DATA[7:0]	0	0	0	0	0	0	0	0	Gemstar, PDC, VPS, UTC, CGMSTB readback register	
0x48 Read	VDP GS VPS UTC CGMSTB Data 1	VDP_GS_VPS_PDC_UTC_CGMSTB_DATA[15:8]	0	0	0	0	0	0	0	0	Gemstar, PDC, VPS, UTC, CGMSTB readback register	
0x49 Read	VDP GS VPS UTC CGMSTB Data 2	VDP_GS_VPS_PDC_UTC_CGMSTB_DATA[23:16]	0	0	0	0	0	0	0	0	Gemstar, PDC, VPS, UTC, CGMSTB readback register	
0x4A Read	VDP GS VPS UTC CGMSTB Data 3	VDP_GS_VPS_PDC_UTC_CGMSTB_DATA[31:24]	0	0	0	0	0	0	0	0	Gemstar, PDC, VPS, UTC, CGMSTB readback register	
0x4B Read	VDP GS VPS UTC CGMSTB Data 4	VDP_GS_VPS_PDC_UTC_CGMSTB_DATA[39:32]	0	0	0	0	0	0	0	0	Gemstar, PDC, VPS, UTC, CGMSTB readback register	
0x4C Read	VDP GS VPS UTC CGMSTB Data 5	VDP_GS_VPS_PDC_UTC_CGMSTB_DATA[47:40]	0	0	0	0	0	0	0	0	Gemstar, PDC, VPS, UTC, CGMSTB readback register	
0x4D Read	VDP GS VPS UTC CGMSTB Data 6	VDP_GS_VPS_PDC_UTC_CGMSTB_DATA[55:41]	0	0	0	0	0	0	0	0	Gemstar, PDC, VPS, UTC, CGMSTB readback register	
0x4E Read	VDP GS VPS UTC CGMSTB Data 7	VDP_GS_VPS_PDC_UTC_CGMSTB_DATA[63:56]	0	0	0	0	0	0	0	0	Gemstar, PDC, VPS, UTC, CGMSTB readback register	
0x4F Read	VDP GS VPS UTC CGMSTB Data 8	VDP_GS_VPS_PDC_UTC_CGMSTB_DATA[71:64]	0	0	0	0	0	0	0	0	Gemstar, PDC, VPS, UTC, CGMSTB readback register	
0x50 Read	VDP GS VPS UTC CGMSTB Data 9	VDP_GS_VPS_PDC_UTC_CGMSTB_DATA[79:72]	0	0	0	0	0	0	0	0	Gemstar, PDC, VPS, UTC, CGMSTB readback register	
0x51 Read	VDP GS VPS UTC CGMSTB Data 10	VDP_GS_VPS_PDC_UTC_CGMSTB_DATA[87:80]	0	0	0	0	0	0	0	0	Gemstar, PDC, VPS, UTC, CGMSTB readback register	
0x52 Read	VDP GS VPS UTC CGMSTB Data 11	VDP_GS_VPS_PDC_UTC_CGMSTB_DATA[95:88]	0	0	0	0	0	0	0	0	Gemstar, PDC, VPS, UTC, CGMSTB readback register	
0x53 Read	VDP GS VPS UTC CGMSTB Data 12	VDP_GS_VPS_PDC_UTC_CGMSTB_DATA[103:96]	0	0	0	0	0	0	0	0	Gemstar, PDC, VPS, UTC, CGMSTB readback register	
0x54 Read	VDP VPS Biphase Error Count	VDP_VPS_BIPHASE_ERROR_COUNT[7:0]	0	0	0	0	0	0	0	0	Indicates number of errors encountered while decoding the biphase VPS standard. Each bit is represented by positive or negative transition. If these transitions are not detected by VDP during bit-time, error count is increased.	

Table 103: User Map 3 Details Register 0x55 to 0x60

Sub address	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register Setting	Comment	
0x55 Read	VDP VITC Data 0	VDP_VITC_DATA[7:0]	0	0	0	0	0	0	0	0	VITC readback register		
0x56 Read	VDP VITC Data 1	VDP_VITC_DATA[15:8]	0	0	0	0	0	0	0	0	VITC readback register		
0x57 Read	VDP VITC Data 2	VDP_VITC_DATA[23:16]	0	0	0	0	0	0	0	0	VITC readback register		
0x58 Read	VDP VITC Data 3	VDP_VITC_DATA[31:24]	0	0	0	0	0	0	0	0	VITC readback register		
0x59 Read	VDP VITC Data 4	VDP_VITC_DATA[39:32]	0	0	0	0	0	0	0	0	VITC readback register		
0x5A Read	VDP VITC Data 5	VDP_VITC_DATA[47:40]	0	0	0	0	0	0	0	0	VITC readback register		
0x5B Read	VDP VITC Data 6	VDP_VITC_DATA[55:48]	0	0	0	0	0	0	0	0	VITC readback register		
0x5C Read	VDP VITC Data 7	VDP_VITC_DATA[63:56]	0	0	0	0	0	0	0	0	VITC readback register		
0x5D Read	VDP VITC Data 8	VDP_VITC_DATA[71:64]	0	0	0	0	0	0	0	0	VITC readback register		
0x5E Read	VDP VITC CALC CRC	VDP_VITC_CALC_CRC[7:0]	0	0	0	0	0	0	0	0	VITC readback register		
0x5F	Reserved	Reserved									Reserved		
0x60 R/W	VDP Config 1	VDP_TTXT_TYPE[1:0]							0	0	ITU_BT.653-625/50-A		
									0	1	ITU_BT.653-625/50-B(WST) ITU_BT.653-625/60-B		
									1	0	ITU_BT.653-625/50-C(WST) ITU_BT.653-625/60-C or EIA516(NABTS)		
									1	1	ITU_BT.653-625/50-D ITU_BT.653-625/50-D		
		VDP_TTXT_TYPE_MAN_EN							0		User programming of teletext disabled		
										1		User programming of teletext enabled	
		EN_FC_WINDOW_AFTER_CRI					1					Robust - combines scheme1 and	
							0					Only scheme1	
		SOFT_ERROR_CORRECTION_EN				0						Soft error correction disabled	
							1					Soft error correction enabled	
		Reserved		0	0							Set to 0	
HAM_ERR_OP_EN		0								Enable hamming code error in the output data			
		1								Disable hamming code error in the output data			

Table 104: User Map 3 Details Register 0x61 to 0x63

Sub address	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register Setting	Comment	
0x61 R/W	VDP Config 2	Reserved				1	0	0	0	0	Set to default		
		NOISE_CLK_DISABLE			0								Enable noise clock feature for CRI detection
				1									
		Reserved		0									Set to default
		VDP_CP_CLMP_AVG	0										16 samples are taken for averaging to calculate clamp-levels
		1									32 samples are taken for averaging to calculate clamp-levels		
0x62 R/W	VDP ADF Config 1	DID6_2[4:0] See Comment				1	0	1	0	1	User specified DID sent in the ancillary stream with VBI decoded data	This functionally has not been tested	
											ADF enabled		
		ADF_MODE[2:0] See Comment		0	0								Nibble mode (default)
				0	1								Byte mode, no code restrictions
				1	0								Byte mode, but 0x00 and 0xFF prevented (0x00->0x01) (0xFF->0xFE)
				1	1								Reserved
		ADF_EN See Comment	0										Disable insertion of VBI decoded data into ancillary 656 stream
		1									Enable insertion of VBI decoded data into ancillary 656 stream		
0x63 R/W	VDP ADF Config 2	SDID7_2[5:0] See Comment			1	0	1	0	1	0	User specified SDID sent in the ancillary stream with VBI decoded data	This functionally has not been tested	
		Reserved		0							Reserved		
		TOGGLE_ADF See Comment	0										Ancillary data packet is spread across the Y and C data streams
			1										Ancillary data packet is duplicated across the Y and C data streams

Table 105: User Map 3 Details Register 0x64 to 0x77

Sub address	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register Setting	Comment
0x64 R/W	VDP Man Line 1 21	VDP_MAN_LINE_1_21[7:0]	0	0	0	0	0	0	0	0	Manual VDP Configuration Registers	
0x65 R/W	VDP Man Line 2 22	VDP_MAN_LINE_2_22[7:0]	0	0	0	0	0	0	0	0	Manual VDP Configuration Registers	
0x66 R/W	VDP Man Line 3 23	VDP_MAN_LINE_3_23[7:0]	0	0	0	0	0	0	0	0	Manual VDP Configuration Registers	
0x67 R/W	VDP Man Line 4 24	VDP_MAN_LINE_4_24[7:0]	0	0	0	0	0	0	0	0	Manual VDP Configuration Registers	
0x68 R/W	VDP Man Line 5 25	VDP_MAN_LINE_5_25[7:0]	0	0	0	0	0	0	0	0	Manual VDP Configuration Registers	
0x69 R/W	VDP Man Line 6 26	VDP_MAN_LINE_6_26[7:0]	0	0	0	0	0	0	0	0	Manual VDP Configuration Registers	
0x6A R/W	VDP Man Line 7 27	VDP_MAN_LINE_7_27[7:0]	0	0	0	0	0	0	0	0	Manual VDP Configuration Registers	
0x6B R/W	VDP Man Line 8 28	VDP_MAN_LINE_8_28[7:0]	0	0	0	0	0	0	0	0	Manual VDP Configuration Registers	
0x6C R/W	VDP Man Line 9 29	VDP_MAN_LINE_9_29[7:0]	0	0	0	0	0	0	0	0	Manual VDP Configuration Registers	
0x6D R/W	VDP Man Line 10 30	VDP_MAN_LINE_10_30[7:0]	0	0	0	0	0	0	0	0	Manual VDP Configuration Registers	
0x6E R/W	VDP Man Line 11 31	VDP_MAN_LINE_11_31[7:0]	0	0	0	0	0	0	0	0	Manual VDP Configuration Registers	
0x6F R/W	VDP Man Line 12 32	VDP_MAN_LINE_12_32[7:0]	0	0	0	0	0	0	0	0	Manual VDP Configuration Registers	
0x70 R/W	VDP Man Line 13 33	VDP_MAN_LINE_13_33[7:0]	0	0	0	0	0	0	0	0	Manual VDP Configuration Registers	
0x71 R/W	VDP Man Line 14 34	VDP_MAN_LINE_14_34[7:0]	0	0	0	0	0	0	0	0	Manual VDP Configuration Registers	
0x72 R/W	VDP Man Line 15 35	VDP_MAN_LINE_15_35[7:0]	0	0	0	0	0	0	0	0	Manual VDP Configuration Registers	
0x73 R/W	VDP Man Line 16 36	VDP_MAN_LINE_16_36[7:0]	0	0	0	0	0	0	0	0	Manual VDP Configuration Registers	
0x74 R/W	VDP Man Line 17 37	VDP_MAN_LINE_17_37[7:0]	0	0	0	0	0	0	0	0	Manual VDP Configuration Registers	
0x75 R/W	VDP Man Line 18 38	VDP_MAN_LINE_18_38[7:0]	0	0	0	0	0	0	0	0	Manual VDP Configuration Registers	
0x76 R/W	VDP Man Line 19 39	VDP_MAN_LINE_19_39[7:0]	0	0	0	0	0	0	0	0	Manual VDP Configuration Registers	
0x77 R/W	VDP Man Line 20 40	VDP_MAN_LINE_20_40[7:0]	0	0	0	0	0	0	0	0	Manual VDP Configuration Registers	

Table 106: User Map 3 Details Register 0x78

Sub address	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register Setting	Comment	
0x78 R/W	VDP Status Clear	STATUS_CLEAR_CCAP								0	Not necessary as STATUS_CLEAR_CCAP bit is self clearing		
										1	Refreshes the CCAP readback		
		Reserved								0	Reserved		
		STATUS_CLEAR_WSS_CGMS						0					Not necessary as CGMS/WSS bit is self clearing
								1					Refreshes the CGMS and WSS readback registers
		Reserved						0					Set to default
		STATUS_CLEAR_GS_VPS_PDC_U C_UTC_CGMSTB				0							Not necessary as STATUS_CLEAR_GS_VPS_PDC_U TC_CGMSTB register is self clearing
						1							Refreshes the STATUS_CLEAR_GS_VPS_PDC_UTC_CGMSTB readback registers
		Reserved			0								Reserved
		STATUS_CLEAR_VITC		0									Not necessary as STATUS_CLEAR_VITC register is self clearing
				1									Refreshes the VITC readback registers
		STATUS_CLEAR_TXTT		0									Not necessary as STATUS_CLEAR_TXTT register is self clearing
				1									Refreshes the TTTT readback

Table 107: User Map 3 Details Register 0x98 to 0x99

Sub address	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register Setting	Comment		
0x98 R/W	VDP Filter Adaptive slicer Config	Reserved						0	0	0	Set to default			
		ADAP2_SL_CONFIG_ENA					0				Disable Peak-Tracking Slicer			
							1						Enable Peak-Tracking Slicer	
		TTX_SEL				0							Disable Teletext Serial Data out	
						1							Enable Teletext Serial Data out enable	
		ADAP1_SL_CONFIG_ENA			0								Disable duty-cycle based slicer	
					1								Enable duty-cycle based slicer	
		Reserved		0									Set to default	
		LOW_DATA_STD_FILTER_EN	0											Disable filter for low data rate
			1											Enable filter for low data rate
0x99 R/W	VDP ADAP2 STD EN	ADAP2_CCAP_STD_EN								0	CCAP standard not enabled			
		Reserved							0		Reserved			
		ADAP2_WSS_CGMS_STD_EN						0					WSS-CGMS standard not enabled	
								1					Enable WSS-CGMS standard	
		ADAP2_VPS_STD_EN					0						VPS standard not enabled	
							1						Enable VPS standard	
		ADAP2_GEMS_STD_EN				0							GEMSTAR-1x,GEMSTAR-2x	
						1							Enable GEMSTAR-1x,GEMSTAR-2x	
		Reserved			0								Reserved	
		ADAP2_VITC_STD_EN		0									VITC standard not enabled	
		1								Enable VITC standard				
ADAP2_TTXT_STD_EN		0								TTXT standard not enabled				
		1								Enable TTTT standard				

Table 108: User Map 3 Details Register 0x9C

Sub address	Register	Bit Description	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Register Setting	Comment		
0x9C R/W	VDP STATUS CONFIG	GS_VDP_PDC_UTC_CGMSTB[2:0]						0	0	0	Gemstar 1x/2x			
									0	0	1		VPS	
										0	1		0	PDC
										0	1		1	UTC
										1	0		0	CGMS type B
										1	0		1	Reserved
										1	1		0	Reserved
										1	1		1	Reserved
										0				Disable raw status and data
									1				Enable raw status and data	
				RAW_STATUS_ENABLE					0				Disable raw status and data	
				WSS_CGMS_CB_CHANGE			0						Disable content based update of WSS, CGMS data	
							1						Enable content based update of WSS, CGMS data	
				GS_VPS_PDC_UTC_CB_CHANGE			0						Disable content based update of VPS, PDC, UTC data	
							1						Enable content based update of UTC, PDC, UTC data	
		Reserved	0	0						Reserved				

2.5 HDMI Map

Table 109: HDMI Map Details Register 0x00 to 0x02

Sub address	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Comment	
0x00 R/W	REGISTER_00H	HDMI_PORT_SELECT Manual HDMI port selection. This must be set by the user based on the TMDS clock detect status bits (register 4h, bits 3:2) and system level port priority preference.								0	Port A		
										1	Port B		
		HDCP_ONLY_MODE Used in simultaneous HDMI and CP Mode only									0	HDMI video processing operational	Can be used as a power saving feature in simultaneous HDMI and CP operation
										1	HDMI video processing stopped but HDCP circuitry is enabled and continuously monitoring.		
	[7:2] Reserved	0	0	0	0	0	0			Set to default			
0x01 R/W	REGISTER_01H	[4:0] Reserved				0	1	0	0	0	Set to default		
		CLOCK_TERM_PORT_B Termination control for Port B			0						Enable Clock, Channel 0, Channel 1 and Channel 2 terminations of Port B		
					1						Disable Clock, Channel 0, Channel 1 and Channel 2 terminations of Port B		
		CLOCK_TERM_PORT_A Termination control for Port A		0							Enable Clock, Channel 0, Channel 1 and Channel 2 terminations of Port A		
				1							Disable Clock, Channel 0, Channel 1 and Channel 2 terminations of Port A		
		AUDIOPLL_PDN Audio PLL power mode	0								Synthesizer and Analog PLL in normal operation		
			1								Power down the PLL synthesizer and the analog PLL		
0x02 R/W	REGISTER_02H	MUX_DSD_OUT I2S /DSD MUX Control								0	Force I2S output		
										1	Force DSD output		
		OVR_AUTO_MUX_DSD_OUT I2S/DSD Automatic mux override									0	Enable automatic muxing between DSD and I2S	
											1	Set DSD/ I2S muxing in manual mode. The active digital audio interface output is set by MUX_DSD_OUT.	
		Reserved	0							Set to 0			
		HDCP_A0 Set the LSB of the address of the HDCP I2C.						0			ALSB low. I2C address of the HDCP registers is 0x74.	Set to 1 only for a second receiver dual-link configuration	
								1			ALSB high. I2C address of the HDCP registers is 0x76.		
		I2S_TRISTATE				0					Normal I2S output		
						1					I2S output and MCLK in high impedance		
		SPDIF_TRISTATE				0					Normal spdif output		
				1					spdif pins in high impedance				
Reserved	0	0							Set to default				

Table 110: HDMI Map Details Register 0x03

Subaddress	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Comment			
0x03 R/W	REGISTER_03H	I2SBITWIDTH[4:0] I2S Bit Width. Set the desired bit width for right justified mode.	0	0	0	0	0	0	0	0					
			0	0	0	0	0	0	0	1					
			0	0	0	0	1	0							
			0	0	0	0	1	0	0						
			0	0	0	1	1	0							
			0	0	1	1	1	1							
			0	1	0	0	0								
			0	1	0	0	0	1							
			0	1	0	1	1								
			0	1	1	0	0								
			0	1	1	0	1								
			0	1	1	1	0								
			0	1	1	1	1								
			1	0	0	0	0								
			1	0	0	1	0								
			1	0	0	1	1								
			1	0	1	0	0								
			1	0	1	0	1								
			1	0	1	1	0								
			1	0	1	1	1								
			1	1	0	0	0					24 bits			
			1	1	0	0	1								
			1	1	0	1	0								
			1	1	0	1	1								
			1	1	1	0	1								
			1	1	1	0	1								
			1	1	1	1	0								
			1	1	1	1	1								
			1	1	1	1	1								
					I2SOUTMODE[1:0] I2S Output Mode	0	0							I2S mode	
						0	1							Right justified	
						1	0							Left justified	
					1	1							Raw IEC60958 mode		
		Reserved	0								Set to 0				

Table 111: HDMI Map Details Register 0x04 to 0x05

Subaddress	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Comment		
0x04 Read	REGISTER_04H	AUDIO_PLL_LOCKED								0	Audio PLL has not locked			
											1	Audio PLL has locked		
		VIDEO_PLL_LOCKED									0	TMDS PLL has not locked to incoming TMDS clock		
											1	TMDS PLL has locked to incoming TMDS clock		
		TMDS_PORT_B_ACTIVE Detects a TMDS clock on port B									0	No TDMS clock present on port B		
											1	TDMS clock detected on port B		
		TMDS_PORT_A_ACTIVE Detects a TMDS clock on port A							0				No TDMS clock present on port A	
									1				TDMS clock detected on port A	
		HDCP_KEY_ERROR					0						HDCP keys not read yet or read error occurred	
							1						Error encountered when reading HDCP keys	
HDCP_KEYS_READ				0							HDCP keys not read yet or read error may have occurred			
				1							HDCP keys read			
AV_MUTE . Gives the status of AVMute based on General Control				0							AV not muted			
				1							AV muted			
	Reserved		x								Reserved			
0x05 Read	REGISTER_05H	HDMI_PIXEL_REPETITION[3:0] Returns current HDMI pixel repetition value. The clock and data output automatically de-repeat by this value.					0	0	0	0	1X			
							0	0	0	1	2X			
							0	0	1	0	3X			
							0	0	1	1	4X			
							0	1	0	0	5X			
							0	1	0	1	6X			
							0	1	1	0	7X			
							0	1	1	1	8X			
							1	0	0	0	9X			
							1	0	0	1	10X			
						1	0	1	0	Reserved				
						~	~	~	~	Reserved				
						1	1	1	1	Reserved				
		DVI_VSYNC_POLARITY Returns DVI Vsync polarity				0						Vsync polarity is low active		
						1						Vsync polarity is high active		
		DVI_HSYNC_POLARITY Returns DVI Hsync polarity				0						Hsync polarity is low active		
						1						Hsync polarity is high active		
HDMI_CONTENT_ENCRYPTED				0						HDCP is not being used				
				1						HDCP decryption is in use				
HDMI_MODE This bit reports which signal type is currently being received (HDMI or DVI)				0						DVI Mode				
				1						HDMI mode				

Table 112: HDMI Map Details Register 0x06 to 0x08

Subaddress	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Comment	
0x06 Read		TMDSFREQ[7:0] Measured Frequency of TMDS input in MHz	x	x	x	x	x	x	x	x	Measured Frequency of TMDS input in MHz		
0x07 Read	REGISTER_07H	LINE_WIDTH[11:0] Line Width. Width of the incoming active DE line in pixels.											
		LINE_WIDTH[11:8] See LINE_WIDTH[11:8] above					x	x	x	x			
		DE_REGEN_FILTER_LOCKED				0						DE Regeneration not locked to the incoming DE	
					1							DE Regeneration locked to the incoming DE	
		AUDIO_CHANNEL_MODE			0							Stereo Audio (may be compressed multichannel)	
					1							Multi-Channel Uncompressed Audio (3-8 channels)	
		VERT_FILTER_LOCKED		0								The vertical filter has not locked	
		1								The vertical filter has locked and vertical synchronization parameters are valid for read back			
		Reserved	x										
0x08 Read	LINE WIDTH	LINE_WIDTH[7:0] See description of LINE_WIDTH[7:0] in Register 0x07	x	x	x	x	x	x	x	x			

Table 113: HDMI Map Details Register 0x09 to 0x10

Sub address	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Comment
0x09 Read	FIELD 0 HEIGHT MSB	FIELD_0_HEIGHT[11:0] Field 0 Height. Height of the active portion of field 0 (Valid only if DE Regeneration is locked)										Height is in lines.
		FIELD_0_HEIGHT[11:8] See FIELD_0_HEIGHT[11:0] above					x	x	x	x		
		[7:5] Reserved	x	x	x	x						
0x0A Read	FIELD 0 HEIGHT	FIELD_0_HEIGHT[7:0] See description of FIELD_0_HEIGHT[11:0] in register 0x09	x	x	x	x	x	x	x	x		
0x0B Read	REGISTER_0BH	FIELD_1_HEIGHT[11:0] Field 1 Height. Height of the active portion of Field 1.(valid only if DE Regeneration is locked and Interlaced is 1).										Height is in lines
		FIELD_1_HEIGHT[11:8] See FIELD_1_HEIGHT[11:0] above.					x	x	x	x		
		Reserved				x						
		DEEP_COLOR[1:0] Gives information on detected color format currently being processed	0	0							8 bit color per channel	
			0	1							10 bit color per channel (This mode is not supported)	
			1	0							12 bit color per channel	
	1	1							16 bit color per channel (This mode is not supported)			
	Reserved	x										
0x0C Read	FIELD 1 HEIGHT	FIELD_1_HEIGHT[7:0] See description of FIELD_1_HEIGHT[11:0] in register 0x0B	x	x	x	x	x	x	x	x		
0x0D R/W		FREQTOLERANCE[3:0] Tolerance of the TDMS frequency detection (for interrupt and status bit)					0	1	0	0	Sets the frequency tolerance for the mute mask MT_MSK_VFREQ_CHNG. An audio mute occurs if the TDMS frequency changes by more than the tolerance specified by FREQTOLERANCE[3:0]	
		Reserved	0	0	0	0					Set to default	
0x0E R/W	REGISTER_0EH	Reserved	1	0	0	0	1	1	1	1	Set to default	
0x0F R/W	AUDIO MUTE SPEED	AUDIO_MUTE_SPEED[5:0] Number of Audio samples per 6dB attenuation			1	1	1	1	1	1	Defines the number audio samples +1, per 6dB attenuation during audio muting.	
		AUDIO_DELAY_LINE_BYPASS Control to enable/disable the audio delay line in manual mode.	0								Enable the audio delay line. Only valid if MAN_AUDIO_DL_BYPASS is set to 1.	
			1								Bypass the audio delay line. Only valid if MAN_AUDIO_DL_BYPASS is set to 1.	
		MAN_AUDIO_DL_BYPASS Audio Delay Bypass Manual Enable	0								Audio delay line is automatically bypassed if multichannel audio is received. The audio delay line is automatically enabled if stereo audio is received.	
		1							Override automatic bypass of audio delay line. The audio delay line is bypassed if AUDIO_DELAY_LINE_BYPASS is set to 1. The audio delay line is enabled if AUDIO_DELAY_LINE_BYPASS is set to 0.			
0x10 R/W	HDMI_REG_10H	CTS_CHANGE_THRESHOLD[5:0] Set the amounts of LSB's that the CTS can change before a mute/interrupt			0	0	0	1	1	1		
		[7:6] Reserved	0	0							Set to default	

Table 114: HDMI Map Details Register 0x11 to 0x13

Subaddress	Register	Bit Description	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Register Setting	Comment		
			7	6	5	4	3	2	1	0				
0x11		Reserved	0	0	0	0	0	1	1	1				
R/W														
0x12		Reserved	0	0	0	0	0	0	1	0				
R/W														
0x13	AUDIO COST MASK	AC_MSK_VCLK_DET TMDS Clock Detect Setting this mask causes the audio PLL to coast if TMDS Clock is not detected									0	Disables the mask		
												1	Enables the mask	
		AC_MSK_CHNG_PORT HDMI Port change. Setting this mask causes the audio PLL to coast if TMDS clock is not detected										0	Disables the AC_MSK_CHNG_PORT mask	
												1	Enables the AC_MSK_CHNG_PORT mask	
		AC_MSK_NEW_N -New N. Setting this mask causes the audio PLL to coast if N changes										0	Disables the AC_MSK_NEW_N mask	
												1	Enables the AC_MSK_NEW_N mask	
		AC_MSK_NEW_CTS -New CTS. Setting this mask causes the audio PLL to coast if CTS changes by more than threshold.										0	Disables the AC_MSK_NEW_CTS mask	
												1	Enables the AC_MSK_NEW_CTS mask	
		AC_MSK_VFREQ_CHNG TMDS Frequency change. Setting this mask causes the audio PLL to coast if TMDS frequency changes by more than threshold										0	Disables the AC_MSK_VFREQ_CHNG mask	
												1	Enables the AC_MSK_VFREQ_CHNG mask	
		AC_MSK_VPLL_UNLOCK TMDS PLL Unlock. Setting this mask causes the audio PLL to coast if TMDS PLL unlocks.										0	Disables the AC_MSK_VPLL_UNLOCK mask	
												1	Enables the AC_MSK_VPLL_UNLOCK mask	
		AC_MSK_VCLK_CHNG TMDS Clock change- Setting this mask causes the audio PLL to coast if TMDS Clock has any irregular/missing pulses										0	Disables the AC_MSK_VCLK_CHNG mask	
												1	Enables the AC_MSK_VCLK_CHNG mask	
		Reserved	0								Set to default			

Table 115: HDMI Map Details Register 0x14 to 0x15

Sub address	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Comment		
0x14 R/W	MUTE_MASK 19_16	MT_MSK_VCLK_CHNG TMDSClock Change. Setting this mute mask causes an audio mute if TMDSClock has irregular/missing pulses.								0	Disable mute mask MT_MSK_VCLK_CHNG			
										1	Enable mute mask MT_MSK_VCLK_CHNG			
		MT_MSK_PARITY_ERR Parity Error. Setting this mute mask causes an audio mute if parity bits in the audio samples are not correct.									0	Disable mute mask MT_MSK_VCLK_CHNG		
										1	Enable mute mask MT_MSK_VCLK_CHNG			
		Reserved					1	1				Set to 11		
		MT_MSK_CHNG_DSD_PCM Setting this mute mask causes an audio mute if the audio changes from PCM to DSD and visa versa.				0							Disable mute mask MT_MSK_VCLK_CHNG	
						1							Enable mute mask MT_MSK_VCLK_CHNG	
		MT_MSK_COMPRS_AUD Setting this mute mask causes an audio mute on the I2S interface if the audio is compressed.			0								Disable mute mask MT_MSK_VCLK_CHNG	
					1								Enable mute mask MT_MSK_VCLK_CHNG	
		[7:6] Reserved	0	0									Set to 00	
0x15 R/W	MUTE_MASK 15_8	Reserved								0	Set to 0			
		Reserved								1				
		Reserved								0		Set to 0		
		Reserved								1				
		MT_MSK_VFREQ_CHNG TMDSClock Frequency Change. Setting this mute mask causes an audio mute if TMDSClock Frequency changes by more than the threshold specified by FREQTOLERANCE[3:0] .								0			Disable mute mask MT_MSK_VFREQ_CHNG	
										1			Enable mute mask MT_MSK_VFREQ_CHNG	
		MT_MSK_FLATLINE_DET Flatline Det. Setting this mute mask causes an audio mute if flatline bit set in the Audio Packets					0						Disable mute mask MT_MSK_FLATLINE_DET	
							1						Enable mute mask MT_MSK_FLATLINE_DET	
		MT_MSK_SAMP_RT_CHNG Sample Rate change. Setting this mute mask causes an audio mute if the audio sample rate specified in the channel status data of channel 0 has changed.				0							Disable mute mask MT_MSK_SAMP_RT_CHNG	
						1							Enable mute mask MT_MSK_SAMP_RT_CHNG	
		MT_MSK_ACR_NOT_DET ACR Packet Detect. Setting this mute mask causes an audio mute if ACR Packet not received within required time interval			0								Disable mute mask MT_MSK_ACR_NOT_DET	
					1								Enable mute mask MT_MSK_ACR_NOT_DET	
		MT_MSK_VPLL_UNLOCK TMDSClock PLL Unlock. Setting this mute mask causes an audio mute if TMDSClock PLL unlocks.		0									Disable mute mask MT_MSK_VPLL_UNLOCK	
				1									Enable mute mask MT_MSK_VPLL_UNLOCK	
MT_MSK_APLL_UNLOCK Audio PLL Unlock. Setting this mute mask causes an audio mute if Audio PLL unlocks.		0									Disable mute mask MT_MSK_APLL_UNLOCK			
		1									Enable mute mask MT_MSK_APLL_UNLOCK			

Table 116: HDMI Map Details Register 0x16

Subaddress	Register	Bit Description	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Register Setting	Comment	
			7	6	5	4	3	2	1	0			
0x16 R/W	MUTE_MASK_7_0	MT_MSK_VCLK_DET TMDS Clock Detect. Setting this mute mask cause an audio mute if the TMDS clock is not detected									0	Disable mute mask MT_MSK_VCLK_DET	
											1	Enable mute mask MT_MSK_VCLK_DET	
		MT_MSK_CHNG_PORT Port Change. Setting this mute mask cause an audio mute if the HDMI active is changed									0	Disable mute mask MT_MSK_CHNG_PORT	
										1	Enable mute mask MT_MSK_CHNG_PORT		
		MT_MSK_APCKT_ECC_ERR Audio Packet ECC error. Setting this mute mask cause an audio mute if an uncorrectable error is detected in the								0	Disable mute mask MT_MSK_APCKT_ECC_ERR		
									1	Enable mute mask MT_MSK_APCKT_ECC_ERR			
		MT_MSK_CHMODE_CHNG Audio Channel Mode change. Setting this mute mask cause an audio mute if the channel mode changes from stereo to multichannel or vica versa.						0				Disable mute mask MT_MSK_CHMODE_CHNG	
								1				Enable mute mask MT_MSK_CHMODE_CHNG	
		MT_MSK_NEW_N New N. Setting this mute mask cause an audio mute if N changes.				0						Disable mute mask MT_MSK_NEW_N	
						1						Enable mute mask MT_MSK_NEW_N	
		MT_MSK_NEW_CTS New CTS. Setting this mute mask cause an audio mute if CTS changes by more than the threshold specified by			0							Disable mute mask MT_MSK_NEW_CTS	
						1						Enable mute mask MT_MSK_NEW_CTS	
		MT_MSK_NOT_HDMIMODE. Causes audio to mute if HDMI Mode bit goes low.		0								Disable mute mask MT_MSK_NOT_HDMIMODE	
				1								Enable mute mask MT_MSK_NOT_HDMIMODE	
		MT_MSK_AVMUTE Setting this mute mask cause an audio mute if AVMute is set by a General Control Packet.	0									Disable mute mask MT_MSK_AVMUTE	
			1									Enable mute mask MT_MSK_AVMUTE	

Table 117: HDMI Map Details Register 0x17

Subaddress	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Comment
0x17 Read	PACKET DETECTED MSB	AUDIO_SAMPLE_PCKT_DET Audio Sample Packet Detection.								0	No Audio sample packet received within the last 10 Hsync. This bit reset to zero on the 11th Hsync leading edge following a Audio packet or if a DSD packet sample packets has been received or after an HDMI reset condition.	HDMI reset condition is: part powerd up/ reset or a new TMDS frequency is detected.
										1	Audio sample packet received	
		ACR_PACKET_DET Audio Clock Regeneration Packet Detection since last HDMI reset condition.								0	No ACR packet received	Refer to bit 0 reg17h for HDMI reset condition
										1	Packet received	
		GC_PACKET_DET General Control Packet Detection the since last HDMI reset condition.							0		No General Control packet received.	Refer to bit 0 reg17h for HDMI reset condition
									1		General Control packet received	
		INFOFRAME_PCKT_DET Infoframes Packet Detection since the last HDMI reset condition.						0			No Infoframe packets received	Refer to bit 0 reg17h for HDMI reset condition
								1			High if any Infoframes packets received	
		GAMUT_MDATA_PCKT_DET Indicates if Gamut metadata packet received in last Vsync					0				No Gamut metadata packet received within last Vsync	
							1				Gamut metadata packet received within last Vsync	
		HBR_AUDIO_PCKT_DET Indicates if HBR audio stream packets are being detected.			0						No HBR audio stream packets received	
					1						HBR audio stream packets are being received. This bit is cleared back to 0 on the leading edge of the 11th following 10 hsyncs without any HBR packets.	
		DST_AUDIO_PCKT_DET Indicates if DST audio packets are being detected.		0							No DST audio packets received	
				1							DST audio packets are being received. . This bit is cleared back to 0 on the leading edge of the 11th following 10 hsyncs without any DST packets.	
	Reserved		x									

Table 118: HDMI Map Details Register 0x18

Subaddress	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Comment	
0x18 Read	PACKET DETECTED	AVI_INFOFRAME_DET AVI Infoframe Detection								0	No AVI Infoframe has been received within the last 7 Vsycns. This bit reset to zero on the 8th Vsync leading edge following an AVI InfoFrame or after an HDMI reset condition.	Refer to bit 0 reg17h for HDMI reset condition	
										1	An AVI Infoframe has been received.		
		AUDIO_INFOFRAME_DET Audio Infoframe Detection									0	No Audio Infoframe has been received within the last 3 Vsycns. This bit reset to zero on the 4th Vsync leading edge following an Audio InfoFrame packet or after an HDMI reset condition.	Refer to bit 0 reg17h for HDMI reset condition
											1	An audio Infoframe has been received.	
		SPD_INFOFRAME_DET Source Product Descriptor Infoframe Detection									0	No Source Product Descriptor Infoframe received since the last HDMI reset condition	Refer to bit 0 reg17h for HDMI reset condition
											1	Source Product Descriptor Infoframe received	
		MS_INFOFRAME_DET MPEG Source Infoframe Detection									0	No MPEG Source Infoframe received within the last 3 Vsycns. This bit reset to zero on the 4th Vsync leading edge following an MPEG Source InfoFrame packet or after an HDMI reset condition.	Refer to bit 0 reg17h for HDMI reset condition
											1	MPEG Source infoframe has been received.	
		ACP_PACKET_DET ACP Packet Detection									0	No ACP Packet received within the last 600ms. This bit reset to zero after an HDMI reset condition.	Refer to bit 0 reg17h for HDMI reset condition
											1	ACP Packet received.	
		ISRC1_PACKET_DET ISRC1 Packet Detection									0	No ISRC1 Packet received since the last HDMI reset condition	Refer to bit 0 reg17h for HDMI reset condition
											1	ISRC1 Packet received.	
		ISRC2_PACKET_DET ISRC2 Packet Detection									0	No ISRC2 Packet received since the last HDMI reset condition.	Refer to bit 0 reg17h for HDMI reset condition
											1	ISRC2 Packet received.	
DSD_PACKET_DET DSD Packet Detection since last reset condition.									0	No DSD Packet received within the last 10Hsync. This bit reset to zero on the 11th Hsync leading edge following a DSD packet or if an Audio packet sample packets has been received or after an HDMI reset condition.	Refer to bit 0 reg17h for HDMI reset condition		
									1	DSD Packet received.			

Table 119: HDMI Map Details Register 0x19

Subaddress	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Comment	
0x19 Read	PACKET STATUS FLAGS 20_19	Reserved								x			
		NEW_TDMS_FREQ New TMDS Frequency								0		TMDS Frequency has not changed by more than tolerance.	Tolerance specified by FREQTOLERANCE[3:0]
										1		TMDS Frequency has changed by more than tolerance. Reset by clearing associated interrupt. (User Map1 REG B2 BIT 1)	
		FLATLINE_BIT_SET								0		No audio sample packet has been received with a flatline.	
										1		Audio Sample Packet with flatline has been received. Reset by clearing associated interrupt. (User Map1 REG B2 BIT 2)	
		SAMP_RT_CHNG Audio sample rate change in Channel Status (of channel 0)								0		No sample rate change occurred.	
										1		Audio sample rate in Channel Status has changed (for channel 0 only). Reset by clearing associated interrupt. (User Map1 REG B2 BIT 3)	
		AUDIO_PARITY_ERR Audio Parity Error								0		No audio parity has been detected.	
										1		Audio parity error is detected. Reset by clearing associated interrupt. (User Map1 REG B2 BIT 4)	
		[7:5] Reserved	x	x	x								

Table 120: HDMI Map Details Register 0x1A

Subaddress	Register	Bit Description	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Register Setting	Comment		
			7	6	5	4	3	2	1	0				
0x1A Read	PACKET STATUS FLAG 15_8	ERR_IN_AUDIO_PCKT Error in Audio Sample Packet									0	No uncorrectable error has been detected in an audio sample packet.		
											1	An uncorrectable error has been detected in an Audio Sample Packet. Reset by clearing associated interrupt. (User Map1 REG AF BIT 0)		
		ERR_IN_UNKNOWN_PCKT Error in unknown Packet										0	No uncorrectable error has been detected in an audio sample packet.	
												1	Uncorrectable error has been detected in an unknown packet (error was in the packet header). Reset by clearing associated interrupt.(User Map1 REG AF BIT 1)	
		ERR_IN_INFOFRAME_PCKT Error in Infoframe Packet										0	No uncorrectable infoframe error has been detected.	
												1	Uncorrectable error has been detected in an Infoframe Packet. Reset by clearing associated interrupt. (User Map1 REG AF BIT 2)	
		NEW_N										0	No change in N has been detected.	
												1	N has changed. Reset by clearing associated interrupt. (User Map1 REG AF BIT 3)	
		NEW_CTS										0	No detected change in CTS.	
												1	CTS has changed by more than threshold specified in reg 10h. Reset by clearing associated interrupt. (User Map1 REG AF BIT 4)	
			Reserved		x	x	x							

Table 121: HDMI Map Details Register 0x1B

Subaddress	Register	Bit Description	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Register Setting	Comment		
			7	6	5	4	3	2	1	0				
0x1B Read	PACKET STATUS FLAG 7_0	NEW_AVI_INFOFRAME									0	An AVI Infoframe with new contents has not been received.		
												1	An AVI Infoframe with new contents has been received. Reset by clearing associated interrupt. (User Map1 REG AC BIT 0)	
		NEW_AUDIO_INFOFRAME										0	An Audio Infoframe with new contents has not been received.	
												1	An Audio Infoframe with new contents has been received. Reset by clearing associated interrupt. (User Map1 REG AC BIT 1)	
		NEW_SPD_INFOFRAME New Source Product Descriptor Infoframe										0	A Source Product Descriptor infoframe with new contents has not been received.	
												1	A Source Product Descriptor infoframe with new contents has been received. Reset by clearing associated interrupt. (User Map1 REG AC BIT 2)	
		NEW_MS_INFOFRAME New MPEG Source Infoframe										0	A new MPEG Source Infoframe has not been received.	
												1	A new MPEG Source Infoframe has been received. Reset by clearing associated interrupt. (User Map1 REG AC BIT 3)	
		NEW_ACP_PCKT New ACP Packet										0	An ACP Packet with new contents has been not received.	
												1	An ACP Packet with new contents has been received. Reset by clearing associated register. (User Map1 REG AC BIT 4)	
		NEW_ISRC1_PCKT New ISRC1 Packet										0	An ISRC1 Packet with new content has not been received.	
												1	An ISRC1 Packet with new content has been received. Reset by clearing associated interrupt. (User Map1 REG AC BIT 5)	
		NEW_ISRC2_PCKT New ISRC2 Packet										0	An ISRC2 Packet with new content has not been received.	
												1	An ISRC2 Packet with new content has been received. Reset by clearing associated interrupt. (User Map1 REG AC BIT 6)	
		NEW_GAMUT_MDATA_PCKT Indicates if Gamut metadata received or change taken place										0	No new Gamut metadata packet received or changed.	
												1	Updated Gamut metadata packet received or a change has taken place.	

Table 122: HDMI Map Details Register 0x1C

Subaddress	Register	Bit Description	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Register Setting	Comment	
			7	6	5	4	3	2	1	0			
0x1C R/W	REGISTER 1CH	MCLKFS_N[2:0] . Frequency divider from MCKCKOUT to main clock for the audio processing block.						0	0	0	MCLKOUT=128Fs	fs is the audio sampling frequency	
								0	0	1	MCLKOUT=256Fs		
								0	1	0	MCLKOUT=384Fs		
								0	1	1	MCLKOUT=512Fs		
								1	0	0	MCLKOUT=640Fs		
								1	0	1	MCLKOUT=768Fs		
								1	1	0	MCLKOUT=896Fs		
								1	1	1	MCLKOUT=1024Fs		
			MCLKPLL_N[2:0] Post divider for Mclk from PLL. Used to divide output back down after PLL multiplication		0	0	0					1X	
				0	0	1						1/2X	
				0	1	0						1/3X	
				0	1	1						1/4X	
				1	0	0						1/5X	
				1	0	1						1/6X	
				1	1	0						1/7X	
			1	1	1						1/8X		
			MCLKPLEN Analog Audio PLL enable		0								Disable the audio analog PLL
		1									Enable the audio analog PLL		
	Reserved		0								Set to default		

Table 123: HDMI Map Details Register 0x1D to 0x25

Subaddress	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Comment		
0x1D R/W		NOT_AUTO_UNMUTE								0	Allow audio to unmute automatically in a manner defined by WAIT_UNMUTE[1:0], when there are no mute conditions set.			
										1	Prevent audio from unmuting automatically			
		WAIT_UNMUTE[1:0] Delayed auto unmute						0	0			Don't implement a delay before unmuting.		
								0	1			Unmute 500 Msec after all mute conditions become inactive		
								1	0			Unmute 1 sec after all mute conditions become inactive		
								1	1			Unmute 2.6 sec after all mute condition become inactive.		
		MUTE_AUDIO Both Mute and Unmuting are ramped to prevent pops or clicks						0					Normal Audio	
								1					Force Audio Mute	
		Reserved					0						Set to default	
		UP_CONVERSION_MODE				0							Repeat Cr/Cb values	
				1							Interpolate Cr/Cb values			
	[7:6] Reserved	0	0								Set to default			
0x1E Read	TOTAL_LINE_WIDTH_MSB	TOTAL_LINE_WIDTH[11:0] Line Width. Number of active pixels per line.												
		TOTAL_LINE_WIDTH[11:8] See TOTAL_LINE_WIDTH[11:0] above					x	x	x	x				
		[7:4] Reserved	x	x	x	x								
0x1F Read	TOTAL_LINE_WIDTH_LSB	TOTAL_LINE_WIDTH[7:0] See TOTAL_LINE_WIDTH[11:0] in register 0x1E	x	x	x	x	x	x	x					
0x20 Read	HSYNC_FRONT_PORCH_MSB	HSYNC_FRONT_PORCH[9:0] Hsync Front Porch. HSYNC front porch width in unit of unique pixels (Valid only if DE regeneration is locked).												
		HSYNC_FRONT_PORCH[9:8] See HSYNC_FRONT_PORCH[9:0] above							x	x				
		[7:2] Reserved	x	x	x	x	x	x						
0x21 Read	HSYNC_FRONT_PORCH	HSYNC_FRONT_PORCH[7:0] See HSYNC_FRONT_PORCH[9:0] in register 0x20	x	x	x	x	x	x	x					
0x22 Read	HSYNC_PULSE_WIDTH_MSB	HSYNC_PULSE_WIDTH[9:0] HSync Pulse Width. HSYNC width in unit of unique pixels (Valid only if DE regeneration is locked).												
		HSYNC_PULSE_WIDTH[9:8] See HSYNC_PULSE_WIDTH[9:0] above							x	x				
		[7:2] Reserved	x	x	x	x	x	x						
0x23 Read	HSYNC_PULSE_WIDTH	HSYNC_PULSE_WIDTH[7:0] See HSYNC_PULSE_WIDTH[9:0] in register 0x22	x	x	x	x	x	x	x					
0x24 Read	HSYNC_BACK_PORCH_MSB	HSYNC_BACK_PORCH[9:0] HSync Back Porch. HSYNC back porch width in unit of unique pixels (Valid only if DE regeneration is locked).												
		HSYNC_BACK_PORCH[9:8] See HSYNC_BACK_PORCH[9:8] above							x	x				
		[7:2] Reserved	x	x	x	x	x	x						
0x25 Read	HSYNC_BACK_PORCH	HSYNC_BACK_PORCH[7:0] See HSYNC_BACK_PORCH[9:0] in register 0x24	x	x	x	x	x	x	x					

Table 124: HDMI Map Details Register 0x26 to 0x2F

Subaddress	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Comment	
0x26 Read	FIELD0_TOTAL_HEIGHT_MSB	FIELD0_TOTAL_HEIGHT[9:0] Field 0 Height. Total number of lines in field 0 (Valid only if Vertical filter is locked).											
		FIELD0_TOTAL_HEIGHT[9:8] See FIELD0_TOTAL_HEIGHT[9:0] above.				x	x	x	x	x			
		[7:5] Reserved	x	x	x								
0x27 Read	FIELD0_TOTAL_HEIGHT	FIELD0_TOTAL_HEIGHT[7:0] See FIELD0_TOTAL_HEIGHT[9:0] in register 0x26	x	x	x	x	x	x	x	x			
0x28 Read	FIELD1_TOTAL_HEIGHT_MSB	FIELD1_TOTAL_HEIGHT[9:0] Field 1 Height. Total number of lines in field 1 (Valid only if Vertical filter is locked).											
		FIELD1_TOTAL_HEIGHT[9:8] See FIELD1_TOTAL_HEIGHT[9:0] above.				x	x	x	x	x			
		[7:5] Reserved	x	x	x								
0x29 Read	FIELD1_TOTAL_HEIGHT	FIELD1_TOTAL_HEIGHT[7:0] See FIELD1_TOTAL_HEIGHT[9:0] in register 0x28	x	x	x	x	x	x	x	x			
0x2A Read	FIELD0_VS_FRONT_PORCH_MSB	FIELD0_VS_FRONT_PORCH[9:0] . VSync front porch width in field 0. Unit is unique pixel.(Valid only if Vertical filter is locked).											
		FIELD0_VS_FRONT_PORCH[9:8] See FIELD0_VS_FRONT_PORCH[9:0] above.				x	x	x	x	x			
		[7:5] Reserved	x	x	x								
0x2B Read	FIELD0_VS_FRONT_PORCH	FIELD0_VS_FRONT_PORCH[7:0] See FIELD0_VS_FRONT_PORCH[9:0] in register 0x2A	x	x	x	x	x	x	x	x			
0x2C Read	FIELD1_VS_FRONT_PORCH_MSB	FIELD1_VS_FRONT_PORCH[9:0] VSync front porch width in field 1. Unit is unique pixel.(Valid only if Vertical filter is locked).											
		FIELD1_VS_FRONT_PORCH[9:8] See FIELD1_VS_FRONT_PORCH[9:0] above.				x	x	x	x	x			
		[7:5] Reserved	x	x	x								
0x2D Read	FIELD1_VS_FRONT_PORCH	FIELD1_VS_FRONT_PORCH[7:0] See FIELD1_VS_FRONT_PORCH[9:0] in register 0x2C	x	x	x	x	x	x	x	x			
0x2E Read	FIELD0_VS_PULSE_WIDTH_MSB	FIELD0_VS_PULSE_WIDTH[9:0] VSync width in field 0. Unit is unique pixel.(Valid only if Vertical filter is locked).											
		FIELD0_VS_PULSE_WIDTH[9:8] See FIELD0_VS_PULSE_WIDTH[9:0] above				x	x	x	x	x			
		[7:5] Reserved	x	x	x								
0x2F Read	FIELD0_VS_PULSE_WIDTH	FIELD0_VS_PULSE_WIDTH[7:0] See FIELD0_VS_PULSE_WIDTH[9:0] in register 0x2E	x	x	x	x	x	x	x	x			

Table 125: HDMI Map Details Register 0x30 to 0x35

Subaddress	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Comment
0x30 Read	FIELD1_VS_PULSE_WIDTH_MSB	FIELD1_VS_PULSE_WIDTH[9:0] VSync width in field 1. Unit is unique pixel. (Valid only if Vertical filter is locked).										
		FIELD1_VS_PULSE_WIDTH[9:8] See FIELD1_VS_PULSE_WIDTH[9:0] above				x	x	x	x	x		
		[7:5] Reserved	x	x	x							
0x31 Read	FIELD1_VS_PULSE_WIDTH	FIELD1_VS_PULSE_WIDTH[7:0] See FIELD1_VS_PULSE_WIDTH[9:0] in register 0x30	x	x	x	x	x	x	x	x		
0x32 Read	FIELD0_VS_BACK_PORCH_MSB	FIELD0_VS_BACK_PORCH[9:0] VSync back porch width in field 0. Unit is unique pixels. (Valid only if Vertical filter is locked).										
		FIELD0_VS_BACK_PORCH[9:8] See FIELD0_VS_BACK_PORCH[9:0] above				x	x	x	x	x		
		[7:5] Reserved	x	x	x							
0x33 Read	FIELD0_VS_BACK_PORCH	FIELD0_VS_BACK_PORCH[7:0] See FIELD0_VS_BACK_PORCH[9:0] in register 0x32	x	x	x	x	x	x	x	x		
0x34 Read	FIELD1_VS_BACK_PORCH_MSB	FIELD1_VS_BACK_PORCH[9:0] VSync back porch width in field 1. Unit is unique pixels. (Valid only if Vertical filter is locked).										
		FIELD1_VS_BACK_PORCH[9:8] See FIELD1_VS_BACK_PORCH[9:8] above				x	x	x	x	x		
		[7:5] Reserved	x	x	x							
0x35 Read	FIELD1_VS_BACK_PORCH	FIELD1_VS_BACK_PORCH[7:0] See FIELD1_VS_BACK_PORCH[9:0] in register 0x34	x	x	x	x	x	x	x	x		

Table 126: HDMI Map Details Register 0x36 to 0x41

Subaddress	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Comment
0x36 Read	CHANNEL STATUS DATA 0	CHANNEL_STATUS_DATA_0[7:0] Byte 0 of channel Status data for channel audio 0										
		CHANNEL_STATUS_DATA_0[7:0] See CHANNEL_STATUS_DATA_0[7:0] above	x	x	x	x	x	x	x	x	x	
0x37 Read	CHANNEL STATUS DATA 1	CHANNEL_STATUS_DATA_1[7:0] Byte 1 of channel Status data for channel audio 0										
		CHANNEL_STATUS_DATA_1[7:0] See CHANNEL_STATUS_DATA_1[7:0] above	x	x	x	x	x	x	x	x	x	
0x38 Read	CHANNEL STATUS DATA 2	CHANNEL_STATUS_DATA_2[7:0] Byte 2 of channel Status data for channel audio 0										
		CHANNEL_STATUS_DATA_2[7:0] See CHANNEL_STATUS_DATA_2[7:0] above	x	x	x	x	x	x	x	x	x	
0x39 Read	CHANNEL STATUS DATA 3	CHANNEL_STATUS_DATA_3[7:0] Byte 3 of channel Status data for channel audio 0										
		CHANNEL_STATUS_DATA_3[7:0] See CHANNEL_STATUS_DATA_3[7:0] above	x	x	x	x	x	x	x	x	x	
0x3A Read	CHANNEL STATUS DATA 4	CHANNEL_STATUS_DATA_4[3:0] Byte 4 of channel Status data for channel audio 0										
		CHANNEL_STATUS_DATA_4[3:0] See CHANNEL_STATUS_DATA_4[3:0] above					x	x	x	x		
		[7:4] Reserved	x	x	x	x						
0x3C R/W	PLL DIVIDER	[3:0] Reserved					0	0	1	0	Set to default	
		PLL_DIVIDER[3:0] See PLL_DIVIDER[11:0] in register 0x3B	0	1	0	0						
0x3D R/W	REGISTER 3DH	[7:0] Reserved	0	0	1	0	0	0	0	0	Set to default	
0x3E R/W	REGISTER 3EH	[7:0] Reserved	0	0	1	1	0	1	0	1	Set to default	
0x3F R/W	REGISTER 3FH	[7:0] Reserved	0	1	1	0	0	0	1	1	Set to default	
0x40 R/W	REGISTER 40H	Reserved	0	0	0	0	0	0	0	0	Set to default	
0x41 R/W	REGISTER 41H	DEREP_N[3:0] Control the pixel repetition manually.					x	x	x	x	DEREP_N+1 indicates the pixel and clock discard factor	DEREP_N_Override must be set to enable manual control of pixel repetition
		DEREP_N_OVERRIDE Control to set manual control over pixel repetition				0					Automatic detection and processing of pixel repetition using AVI InfoFrames.	
		Reserved				1					Enables manual setting of pixel repetition	
		Reserved	0	1	0						Set to default	

Table 127: HDMI Map Details Register 0x42 to 0x4C

Subaddress	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Comment
0x42 Read	REGISTER_42H	[7:0] Reserved	x	x	x	x	x	x	x	x	Reserved	
0x43 R/W	REGISTER_43H	[7:0] Reserved	0	0	0	1	1	1	1	1	Set to default	
0x44 R/W	REGISTER_44H	[7:0] Reserved	0	0	0	0	0	0	0	0	Set to default	
0x45 R/W	REGISTER_45H	[7:0] Reserved	0	0	0	0	0	0	0	0	Set to default	
0x46 R/W	REGISTER_46H	[7:0] Reserved	1	0	0	0	1	1	1	1	Set to default	
0x47 R/W	REGISTER_47H	[7:0] Reserved	0	0	0	0	0	0	0	0	Set to default	
0x48 R/W	REGISTER_48H	[7:0] Reserved	0	0	0	0	0	0	0	0	Set to default	
0x49 Read	REGISTER_49H	[7:0] Reserved	x	x	x	x	x	x	x	x		
0x4A Read	REGISTER_4AH	[7:0] Reserved	x	x	x	x	x	x	x	x		
0x4B Read	REGISTER_4BH	[7:0] Reserved	x	x	x	x	x	x	x	x		
0x4C Read	REGISTER_4CH	[7:0] Reserved	0	1	0	0	0	1	1	1	Set to default	

Table 128: HDMI Map Details Register 0x4D to 0x4F

Subaddress	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Comment
0x4D R/W	REGISTER_4DH	[7:0] Reserved	0	0	0	0	0	0	0	0	Set to default	
0x4E R/W	REGISTER_4EH	[7:0] Reserved	0	0	1	1	0	1	0	1	Set to default	
0x4F R/W	REGISTER_4FH	[7:0] Reserved	0	1	1	0	0	0	1	1	Set to default	

Table 129: HDMI Map Details Register 0x50

Subaddress	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Comment
0x50 Write	Register 0x50	Reserved								0		
		CS_COPYWRITE_FORCE Controls the Channel status copy write that is passed to SPDIF output.							0		Does not change the channel status copyright bit that is passed to SPDIF	
									1		Asserts channel copyright bit before it is passed to the SPDIF output	
		Reserved	0	0	0	0	0	0			Set to default	

Table 130: HDMI Map Details Register 0x5A to 0x5F

Subaddress	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Comment
0x5A Write	Register 0x5A	AUDIO_PLL_RESET Reset the audio PLL synthesizer. Self clearing bit.								0		
										1	Reset the audio PLL synthesizer	Setting this bit will send a changeN signal to the audio PLL and cause an audio mute if ChangeN mute Mask bit is set.
		PACKET_DET_RESET. Reset the packet audio block. Self clearing bit.								0		
										1		
		[7:2] Reserved	0	0	0	0	0	0			Set to 0	
0x5B Read	CTS_REG1	CTS[19:0] CTS value for audio clock regeneration (CTS)										
		CTS[19:12] See CTS[19:0] above	x	x	x	x	x	x	x	x		
0x5C Read	CTS_REG2	CTS[11:4] See CTS[19:0] in register 0x7B	x	x	x	x	x	x	x	x		
0x5D Read	CTS_REG3_N-REG1	N[19:0] N value for audio clock regeneration (ACR)										
		N[19:16] See N[19:] above					x	x	x	x		
		CTS[3:0] See CTS[19:0] in register 0x7E	x	x	x	x						
0x5E	N-REG2	N[15:8] See N[19:0] in register 0x7D	x	x	x	x	x	x	x	x		
0x5F	N-REG3	N[7:0] See N[19:0] in register 0x7D	x	x	x	x	x	x	x	x		

Table 131: HDMI Map Details Register 0x60 to 0x7F

Subaddress	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Comment
0x60	GAMUT_METADATA_READ_BODY_0	GBD_0.7 to GBD_0.0 Gamut metadata byte 0										
0x61	GAMUT_METADATA_READ_BODY_1	GBD_1.7 to GBD_1.0 Gamut metadata byte 1										
0x62	GAMUT_METADATA_READ_BODY_2	GBD_2.7 to GBD_2.0 Gamut metadata byte 2										
0x63	GAMUT_METADATA_READ_BODY_3	GBD_3.7 to GBD_3.0 Gamut metadata byte 3										
0x64	GAMUT_METADATA_READ_BODY_4	GBD_4.7 to GBD_4.0 Gamut metadata byte 4										
0x65	GAMUT_METADATA_READ_BODY_5	GBD_5.7 to GBD_5.0 Gamut metadata byte 5										
0x66	GAMUT_METADATA_READ_BODY_6	GBD_6.7 to GBD_6.0 Gamut metadata byte 6										
0x67		Not used										
0x68	GAMUT_METADATA_READ_BODY_7	GBD_7.7 to GBD_7.0 Gamut metadata byte 7										
0x69	GAMUT_METADATA_READ_BODY_8	GBD_8.7 to GBD_8.0 Gamut metadata byte 8										
0x6A	GAMUT_METADATA_READ_BODY_9	GBD_9.7 to GBD_9.0 Gamut metadata byte 9										
0x6B	GAMUT_METADATA_READ_BODY_10	GBD_10.7 to GBD_10.0 Gamut metadata byte 10										
0x6C	GAMUT_METADATA_READ_BODY_11	GBD_11.7 to GBD_11.0 Gamut metadata byte 11										
0x6D	GAMUT_METADATA_READ_BODY_12	GBD_12.7 to GBD_12.0 Gamut metadata byte 12										
0x6E	GAMUT_METADATA_READ_BODY_13	GBD_13.7 to GBD_13.0 Gamut metadata byte 13										
0x6F		Not used										
0x70	GAMUT_METADATA_READ_BODY_14	GBD_14.7 to GBD_14.0 Gamut metadata byte 14										
0x71	GAMUT_METADATA_READ_BODY_15	GBD_15.7 to GBD_15.0 Gamut metadata byte 15										
0x72	GAMUT_METADATA_READ_BODY_16	GBD_16.7 to GBD_16.0 Gamut metadata byte 16										
0x73	GAMUT_METADATA_READ_BODY_17	GBD_17.7 to GBD_17.0 Gamut metadata byte 17										
0x74	GAMUT_METADATA_READ_BODY_18	GBD_18.7 to GBD_18.0 Gamut metadata byte 18										
0x75	GAMUT_METADATA_READ_BODY_19	GBD_19.7 to GBD_19.0 Gamut metadata byte 19										
0x76	GAMUT_METADATA_READ_BODY_20	GBD_20.7 to GBD_20.0 Gamut metadata byte 20										
0x77		Not used										
0x78	GAMUT_METADATA_READ_BODY_21	GBD_21.7 to GBD_21.0 Gamut metadata byte 21										
0x79	GAMUT_METADATA_READ_BODY_22	GBD_22.7 to GBD_22.0 Gamut metadata byte 22										
0x7A	GAMUT_METADATA_READ_BODY_23	GBD_23.7 to GBD_23.0 Gamut metadata byte 23										
0x7B	GAMUT_METADATA_READ_BODY_24	GBD_24.7 to GBD_24.0 Gamut metadata byte 24										
0x7C	GAMUT_METADATA_READ_BODY_25	GBD_25.7 to GBD_25.0 Gamut metadata byte 25										
0x7D	GAMUT_METADATA_READ_BODY_26	GBD_26.7 to GBD_26.0 Gamut metadata byte 26										
0x7E	GAMUT_METADATA_READ_BODY_27	GBD_27.7 to GBD_27.0 Gamut metadata byte 27										
0x7F		Not used										

Table 132: HDMI Map Details Register 0x80 to 0x84

Subaddress	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Comment
0x80	AVI_INF_VERS	AVI_INF_VERS[7:0]	x	x	x	x	x	x	x	x	For interpretation of the infoframe version number refer 861D specification.	For more details on the AVI infoframe refer to the 861D specification
Read		Infoframe Version Number										
0x81	AVI_DATA_BYTE_1	S[1:0] Scan Information							0	0	No Data	
Read									0	1	Overscanned (television)	
									1	0	Underscanned (Computer)	
									1	1	Reserved	
		B[1:0] Bar Information					0	0			Bar Data not valid	
							0	1			Vert. Bar Info valid	
							1	0			Horiz. Bar info Valid	
							1	1			Vert. and Horiz. Bar Info Valid	
		A Active Format Information				0					No Data	
						1					Active Format Information valid	
		Y[1:0] RGB or YCbCr		0	0						RGB	
				0	1						YCbCr 4:2:2	
				1	0						YCbCr 4:4:4	
				1	1						Reserved	
		Reserved	x								Reserved	
0x82	AVI_INF_BYTE_2	R[3:0] Active Format Aspect Ratio					1	0	0	0	Same as picture aspect Ratio	
Read							1	0	0	1	4:3 (Center)	
							1	0	1	0	16:9 (Center)	
							1	0	1	1	14:9 (Center)	
							-	-	-	-	All other values per DVB AFD active format field in ETSI[3]	
		M[1:0] Picture Aspect Ratio			0	0					No Data	
					0	1					4:3	
					1	0					16:9	
					1	1					Reserved	
		C[1:0] Colorimetry	0	0							No Data	
			0	1							SMPTE 170M, ITU601	
			1	0							ITU709	
			1	1							Extended colorimetry information valid (colorimetry indicated in bits EC0, EC2,EC2)	
0x83	AVI_INF_BYTE_3	SC[1:0] Non-uniform Picture scaling							0	0	No known non-uniform scaling	
Read									0	1	Picture has been scaled horizontally	
									1	0	Picture has been scaled vertically	
									1	1	Picture has been scaled horizontally and vertically	
		Q[1:0] RGB Quantization Range					0	0			Default (depends on video format)	
							0	1			Limited Range	
							1	0			Full Range	
							1	1			Reserved	
		EC[2:0] Extended colorimetry		0	0	0					xvYCC ₆₀₁	
				0	0	1					xvYCC ₇₀₉	
				-	-	-					all other values reserved	
		ITC IT Content	0								No data	
			1								IT Content	
0x84	AVI_INF_BYTE_4	VIC[6:0] Video Identification code		x	x	x	x	x	x	x	This is for Infoframe format version 2. This is not in version 1	
Read			x								Reserved	

Table 133: HDMI Map Details Register 0x85 to 0x8E

Subaddress	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Comment
0x85 Read	AVI_INF_BYTE_5	PR[3:0] indicates to the DTV Monitor how many repetitions of each unique pixel are transmitted for the optional (2880)x480i or (2880)x576/288p formats					0	0	0	0	No repetition (i.e., pixel sent once)	
							0	0	0	1	pixel sent 2 times (i.e., repeated once)	
							0	0	1	0	pixel sent 3 times	
							0	0	1	1	pixel sent 4 times	
							0	1	0	0	pixel sent 5 times	
							0	1	0	1	pixel sent 6 times	
							0	1	1	0	pixel sent 7 times	
							0	1	1	1	pixel sent 8 times	
							1	0	0	0	pixel sent 9 times	
							1	0	0	1	pixel sent 10 times	
						~	~	~	~	Reserved		
						1	1	1	1	Reserved		
0x86 Read	AVI_INF_BYTE_6	LINE_END_LSB[7:0] Line Number of Start of Bottom Bar (lower 8 Bits)	x	x	x	x	x	x	x	x		
0x88 Read	AVI_INF_BYTE_7	LINE_END_MSB[7:0] Line Number of Start of Bottom Bar (upper 8 Bits)	x	x	x	x	x	x	x	x		
0x89 Read	AVI_INF_BYTE_8	LINE_START_LSB[7:0] Line Number of End of Top Bar (lower 8 Bits)	x	x	x	x	x	x	x	x		
0x8A Read	AVI_INF_BYTE_9	LINE_START_MSB[7:0] Line Number of End of Top Bar (upper 8 Bits)	x	x	x	x	x	x	x	x		
0x8B Read	AVI_INF_BYTE_10	PIXEL_END_LSB[7:0] Pixel Number of Start of Right Bar (lower 8 Bits)	x	x	x	x	x	x	x	x		
0x8C Read	AVI_INF_BYTE_11	PIXEL_END_MSB[7:0] Pixel Number of Start of Right Bar (upper 8 Bits)	x	x	x	x	x	x	x	x		
0x8D Read	AVI_INF_BYTE_12	PIXEL_START_LSB[7:0] Pixel Number of End of Left Bar (lower 8 Bits)	x	x	x	x	x	x	x	x		
0x8E Read	AVI_INF_BYTE_13	PIXEL_START_MSB[7:0] Pixel Number of End of Left Bar (upper 8 Bits)	x	x	x	x	x	x	x	x		

Table 134: HDMI Map Details Register 0x90 to 0x93

Subaddress	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Comment		
0x90	AUDIO_INF_VERS	AUDIO_INF_VERS[7:0] Audio Info	x	x	x	x	x	x	x	x				
0x91	AUDIO_INF_BYTE_1	CC[2:0] Audio Channel Count						0	0	0	Refer to Stream Header			
								0	0	1	2ch			
								0	1	0	3ch			
								0	1	1	4ch			
								1	0	0	5ch			
								1	0	1	6ch			
								1	1	0	7ch			
								1	1	1	8ch			
							x					Reserved		
			CT[3:0] Audio Coding Type	0	0	0	0						Refer to Stream Header	
		0		0	0	1							IEC60958PCM	
		0		0	1	0							AC-3	
		0		0	1	1							MPEG1(Layers 1 & 2)	
		0		1	0	0							MP3 (MPEG1 Layer3)	
0	1	0		1							MPEG2 (multichannel)			
0	1	1		0							AAC			
0	1	1	1							DTS				
1	0	0	0							ATRAC				
~	~	~	~								Reserved			
1	1	1	1											
0x92	AUDIO_INF_BYTE_2	SS[1:0] Sample Size						0	0		Refer to stream header			
								0	1		16 Bit			
								1	0			20 Bit		
								1	1			24 bit		
		SF[2:0] Sampling Frequency	0	0	0								Refer to Stream header	
			0	0	1								32KHz	
			0	1	0								44.1KHz (CD)	
			0	1	1								48KHz	
			1	0	0								88.2KHz	
			1	0	1								96KHz	
1	1	0								176.4KHz				
1	1	1									192KHz			
x	x	x									Reserved			
0x93	AUDIO_INF_BYTE_3	AUDIO_INF_BYTE_3[7:0] Format depends on coding type (i.e.,Data Byte 1)	x	x	x	x	x	x	x	x				

Table 135: HDMI Map Details Register 0x94

Subaddress	Register	Bit Description	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Register Setting								Comment		
			7	6	5	4	3	2	1	0	8	7	6	5	4	3	2		1	
0x94 Read	AUDIO_INF_BY TE_4	CA[7:0] contains information that describes how various speaker locations are allocated to transmission channels	CA								Channel Number									
			0	0	0	0	0	0	0	0	-	-	-	-	-	-	-	FR		FL
			0	0	0	0	0	0	0	1	-	-	-	-	-	-	E	FR		FL
			0	0	0	0	0	0	1	0	-	-	-	-	-	FC	-	FR		FL
			0	0	0	0	0	0	1	1	-	-	-	-	-	FC	E	FR		FL
			0	0	0	0	0	1	0	0	-	-	-	RC	-	-	-	FR		FL
			0	0	0	0	0	1	0	1	-	-	-	RC	-	-	E	FR		FL
			0	0	0	0	0	1	1	0	-	-	-	RC	FC	-	-	FR		FL
			0	0	0	0	0	1	1	1	-	-	-	RC	FC	E	-	FR		FL
			0	0	0	0	1	0	0	0	-	-	RR	RL	-	-	-	FR		FL
			0	0	0	0	1	0	0	1	-	-	RR	RL	-	E	-	FR		FL
			0	0	0	0	1	0	1	0	-	-	RR	RL	FC	-	-	FR		FL
			0	0	0	0	1	0	1	1	-	-	RR	RL	FC	E	-	FR		FL
			0	0	0	0	1	1	0	0	-	RC	RR	RL	-	-	-	FR		FL
			0	0	0	0	1	1	0	1	-	RC	RR	RL	-	E	-	FR		FL
			0	0	0	0	1	1	1	0	-	RC	RR	RL	FC	-	-	FR		FL
			0	0	0	0	1	1	1	1	-	RC	RR	RL	FC	E	-	FR		FL
			0	0	0	1	0	0	0	0	RR	RLC	RR	RL	-	-	-	FR		FL
			0	0	0	1	0	0	0	1	RR	RLC	RR	RL	-	E	-	FR		FL
			0	0	0	1	0	0	1	0	RR	RLC	RR	RL	FC	-	-	FR		FL
			0	0	0	1	0	0	1	1	RR	RLC	RR	RL	FC	E	-	FR		FL
			0	0	0	1	0	1	0	0	FRC	FLC	-	-	-	-	-	FR		FL
			0	0	0	1	0	1	0	1	FRC	FLC	-	-	-	-	E	FR		FL
			0	0	0	1	0	1	1	0	FRC	FLC	-	-	FC	-	-	FR		FL
			0	0	0	1	0	1	1	1	FRC	FLC	-	-	FC	E	-	FR		FL
			0	0	0	1	1	0	0	0	FRC	FLC	-	RC	-	-	-	FR		FL
			0	0	0	1	1	0	0	1	FRC	FLC	-	RC	-	-	E	FR		FL
			0	0	0	1	1	0	1	0	FRC	FLC	-	RC	FC	-	-	FR		FL
			0	0	0	1	1	0	1	1	FRC	FLC	-	RC	FC	E	-	FR		FL
			0	0	0	1	1	1	0	0	FRC	FLC	RR	RL	-	-	-	FR		FL
			0	0	0	1	1	1	0	1	FRC	FLC	RR	RL	-	E	-	FR		FL
			0	0	0	1	1	1	1	0	FRC	FLC	RR	RL	FC	-	-	FR		FL
			0	0	0	1	1	1	1	1	FRC	FLC	RR	RL	FC	E	-	FR		FL
~	~	~	~	~	~	~	~	Reserved												
1	1	1	1	1	1	1	1													

Table 136: HDMI Map Details Register 0x95

Subaddress	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Comment	
0x95 Read	AUDIO_INF_BY TE_5							x	x	x	Reserved		
		LSV[3:0] Level Shift Value	0	0	0	0					0dB		
			0	0	0	1						1dB	
			0	0	1	0						2dB	
			0	0	1	1						3dB	
			0	1	0	0						4dB	
			0	1	0	1						5dB	
			0	1	1	0						6dB	
			0	1	1	1						7dB	
			1	0	0	0						8dB	
			1	0	0	1						9dB	
			1	0	1	0						10dB	
			1	0	1	1						11dB	
			1	1	0	0						12dB	
			1	1	0	1						13dB	
			1	1	1	0						14dB	
		1	1	1	1						15dB		
		DM_INH Down-mix Inhibit Flag. Describes whether the down mixed stereo output is permitted or not	0								Permitted or no information about any assertion of this		
			1									Prohibited	

Speaker Placement	
FL	Front Left
FC	Front Center
FR	Front Right
FLC	Front Left Center
FRC	Front Right Center
RL	Rear Left
RC	Rear Center
RR	Rear Right
RLC	Rear Left Center
RRC	Rear Right Center
LFE	Low Frequency Effect

Table 137: HDMI Map Details Register 0x98 to 0xB4

Subaddress	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Comment
0x98 Read	SOURCE_PROD_INF_VERS	SOURCE_PROD_INF_VERS[7:0] Source Product Infoframe version Number	x	x	x	x	x	x	x	x		
0x99 Read	SOURCE_PROD_INF_BYTE_1	VN1[7:0] Vendor Name Character 1 VN1 (7Bit ASCII code)	x	x	x	x	x	x	x	x		
0x9A Read	SOURCE_PROD_INF_BYTE_2	VN2[7:0] Vendor Name Character 2 VN2	x	x	x	x	x	x	x	x		
0x9B Read	SOURCE_PROD_INF_BYTE_3	VN3[7:0] Vendor Name Character 3 VN3	x	x	x	x	x	x	x	x		
0x9C Read	SOURCE_PROD_INF_BYTE_4	VN4[7:0] Vendor Name Character 4 VN4	x	x	x	x	x	x	x	x		
0x9D Read	SOURCE_PROD_INF_BYTE_5	VN5[7:0] Vendor Name Character 5 VN5	x	x	x	x	x	x	x	x		
0x9E Read	SOURCE_PROD_INF_BYTE_6	VN6[7:0] Vendor Name Character 6 VN6	x	x	x	x	x	x	x	x		
0xA0 Read	SOURCE_PROD_INF_BYTE_7	VN7[7:0] Vendor Name Character 7 VN7	x	x	x	x	x	x	x	x		
0xA1 Read	SOURCE_PROD_INF_BYTE_8	VN8[7:0] Vendor Name Character 8 VN8	x	x	x	x	x	x	x	x		
0xA2 Read	SOURCE_PROD_INF_BYTE_9	PD1[7:0] Product Description Character 1 PD1 (7-bit ASCII code)	x	x	x	x	x	x	x	x		
0xA3 Read	SOURCE_PROD_INF_BYTE_10	PD2[7:0] Product Description Character 2 PD2	x	x	x	x	x	x	x	x		
0xA4 Read	SOURCE_PROD_INF_BYTE_11	PD3[7:0] Product Description Character 3 PD3	x	x	x	x	x	x	x	x		
0xA5 Read	SOURCE_PROD_INF_BYTE_12	PD4[7:0] Product Description Character 4 PD4	x	x	x	x	x	x	x	x		
0xA6 Read	SOURCE_PROD_INF_BYTE_13	PD5[7:0] Product Description Character 5 PD5	x	x	x	x	x	x	x	x		
0xA8 Read	SOURCE_PROD_INF_BYTE_14	PD6[7:0] Product Description Character 6 PD6	x	x	x	x	x	x	x	x		
0xA9 Read	SOURCE_PROD_INF_BYTE_15	PD7[7:0] Product Description Character 7 PD7	x	x	x	x	x	x	x	x		
0xAA Read	SOURCE_PROD_INF_BYTE_16	PD8[7:0] Product Description Character 8 PD8	x	x	x	x	x	x	x	x		
0xAB Read	SOURCE_PROD_INF_BYTE_17	PD9[7:0] Product Description Character 9 PD9	x	x	x	x	x	x	x	x		
0xAC Read	SOURCE_PROD_INF_BYTE_18	PD10[7:0] Product Description Character 10 PD10	x	x	x	x	x	x	x	x		
0xAD Read	SOURCE_PROD_INF_BYTE_19	PD11[7:0] Product Description Character 11 PD11	x	x	x	x	x	x	x	x		
0xAE Read	SOURCE_PROD_INF_BYTE_20	PD12[7:0] Product Description Character 12 PD12	x	x	x	x	x	x	x	x		
0xB0 Read	SOURCE_PROD_INF_BYTE_21	PD13[7:0] Product Description Character 13 PD13	x	x	x	x	x	x	x	x		
0xB1 Read	SOURCE_PROD_INF_BYTE_22	PD14[7:0] Product Description Character 14 PD14	x	x	x	x	x	x	x	x		
0xB2 Read	SOURCE_PROD_INF_BYTE_23	PD15[7:0] Product Description Character 15 PD15	x	x	x	x	x	x	x	x		
0xB3 Read	SOURCE_PROD_INF_BYTE_24	PD16[7:0] Product Description Character 16 PD16	x	x	x	x	x	x	x	x		
0xB4 Read	SOURCE_PROD_INF_BYTE_25	SOURCE_DEV_INF[7:0] code classifies the source device	Code							Source Device Information		
			0	0	0	0	0	0	0	0	unknown	
			0	0	0	0	0	0	0	1	Digital STB	
			0	0	0	0	0	0	1	0	DVD	
			0	0	0	0	0	0	1	1	D-VHS	
			0	0	0	0	0	1	0	0	HDD Video	
			0	0	0	0	0	1	0	1	DVC	
			0	0	0	0	0	1	1	0	DSC	
			0	0	0	0	0	1	1	1	Video CD	
			0	0	0	0	1	0	0	0	Game	
			0	0	0	0	1	0	0	1	PC General	
			~	~	~	~	~	~	~	~	Reserved	
			1	1	1	1	1	1	1	1		

Table 138: HDMI Map Details Register 0xB8 to 0xBD

Subaddress	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Comment		
0xB8 Read	MPEG_SOURCE_INF_VERS	MPEG_SOURCE_INF_VERS[7:0] MPEG source Inframe Version	x	x	x	x	x	x	x	x				
0xB9 Read	MPEG_SOURCE_INF_BYTE_1	MB0[7:0] MB#0 (MPEG Bit Rate: Hz Lower -> Upper)	x	x	x	x	x	x	x	x				
0xBA Read	MPEG_SOURCE_INF_BYTE_2	MB1[7:0] MB#1	x	x	x	x	x	x	x	x				
0xBB Read	MPEG_SOURCE_INF_BYTE_3	MB2[7:0] MB#2	x	x	x	x	x	x	x	x				
0xBC Read	MPEG_SOURCE_INF_BYTE_4	MB3[7:0] MB#3 (Upper Byte)	x	x	x	x	x	x	x	x				
0xBD Read	MPEG_SOURCE_INF_BYTE_5								0	0	Unknown (No Data)			
									0	1	I Picture			
										1	0		B Picture	
										1	1		P Picture	
								x	x				Reserved	
			FR Field Repeat (for 3:2 pull-down)				0							New field (picture)
							1							Repeated Field
			x	x	x						Reserved			

Table 139: HDMI Map Details Register 0xC0 to 0xD6

Subaddress	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Comment
0xC0 Read	ACP_TYPE	ACP_TYPE[7:0] This defines which Audio content protection is used	Type									
			0	0	0	0	0	0	0	0	Generic Audio	
			0	0	0	0	0	0	0	1	IEC 60958 -Identified Audio	
			0	0	0	0	0	0	1	0	DVD-Audio	
			0	0	0	0	0	0	1	1	Reserved for super Audio CD	
			~	~	~	~	~	~	~	Reserved		
0xC1 Read	ACP_PACKET_BYTE_0	ACP_PB0[7:0] Audio content protection Packet Byte 0	x	x	x	x	x	x	x	x		
0xC2 Read	ACP_PACKET_BYTE_1	ACP_PB1[7:0] Audio content protection Packet Byte 1	x	x	x	x	x	x	x	x		
0xC3 Read	ACP_PACKET_BYTE_2	ACP_PB2[7:0] Audio content protection Packet Byte 2	x	x	x	x	x	x	x	x		
0xC4 Read	ACP_PACKET_BYTE_3	ACP_PB3[7:0] Audio content protection Packet Byte 3	x	x	x	x	x	x	x	x		
0xC5 Read	ACP_PACKET_BYTE_4	ACP_PB4[7:0] Audio content protection Packet Byte 4	x	x	x	x	x	x	x	x		
0xC6 Read	ACP_PACKET_BYTE_5	ACP_PB5[7:0] Audio content protection Packet Byte 5	x	x	x	x	x	x	x	x		
0xC8 Read	ACP_PACKET_BYTE_6	ACP_PB6[7:0] Audio content protection Packet Byte 6	x	x	x	x	x	x	x	x		
0xC9 Read	ACP_PACKET_BYTE_7	ACP_PB7[7:0] Audio content protection Packet Byte 7	x	x	x	x	x	x	x	x		
0xCA Read	ACP_PACKET_BYTE_8	ACP_PB8[7:0] Audio content protection Packet Byte 8	x	x	x	x	x	x	x	x		
0xCB Read	ACP_PACKET_BYTE_9	ACP_PB9[7:0] Audio content protection Packet Byte 9	x	x	x	x	x	x	x	x		
0xCC Read	ACP_PACKET_BYTE_10	ACP_PB10[7:0] Audio content protection Packet Byte 10	x	x	x	x	x	x	x	x		
0xCD Read	ACP_PACKET_BYTE_11	ACP_PB11[7:0] Audio content protection Packet Byte 11	x	x	x	x	x	x	x	x		
0xCE Read	ACP_PACKET_BYTE_12	ACP_PB12[7:0] Audio content protection Packet Byte 12	x	x	x	x	x	x	x	x		
0xD0 Read	ACP_PACKET_BYTE_13	ACP_PB13[7:0] Audio content protection Packet Byte 0	x	x	x	x	x	x	x	x		
0xD1 Read	ACP_PACKET_BYTE_14	ACP_PB14[7:0] Audio content protection Packet Byte 1	x	x	x	x	x	x	x	x		
0xD2 Read	ACP_PACKET_BYTE_15	ACP_PB15[7:0] Audio content protection Packet Byte 2	x	x	x	x	x	x	x	x		
0xD3 Read	ACP_PACKET_BYTE_16	ACP_PB16[7:0] Audio content protection Packet Byte 3	x	x	x	x	x	x	x	x		
0xD4 Read	ACP_PACKET_BYTE_17	ACP_PB17[7:0] Audio content protection Packet Byte 4	x	x	x	x	x	x	x	x		
0xD5 Read	ACP_PACKET_BYTE_18	ACP_PB18[7:0] Audio content protection Packet Byte 5	x	x	x	x	x	x	x	x		
0xD6 Read	ACP_PACKET_BYTE_19	ACP_PB19[7:0] Audio content protection Packet Byte 6	x	x	x	x	x	x	x	x		

Table 140: HDMI Map Details Register 0xD8 to 0xEA

Subaddress	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Comment	
0xD8 Read	ISRC1_INF	ISRC1_STATUS[2:0] These bits define where the ISRC track the samples are : at least 2 transmissions of '001' occur at the beginning of the track, while in the middle of the track continuous transmission of '010' occurs followed by at least 2 transmissions of '100' near the end of the track.						x	x	x			
					x	x	x				Reserved		
		ISRC1_VALID This bit is an indication of whether ISRC1 packet bytes are valid		0								ISRC1 status bits and PBs not valid	
				1								ISRC1 status bits and PBs valid	
		ISRC1_CONTINUED This bit indicates that a continuation of the 16 ISRC1 packet bytes (an ISRC2 packet) is being transmitted	x								This bit indicates that a continuation of the 16 ISRC1 packet bytes (an ISRC2 packet) is being transmitted		
0xD9 Read	ISRC1_PACKET_BYTE_0	ISRC1_PB0[7:0] ISRC1 Packet Byte0	x	x	x	x	x	x	x	x			
0xDA Read	ISRC1_PACKET_BYTE_1	ISRC1_PB1[7:0] ISRC1 Packet Byte1	x	x	x	x	x	x	x	x			
0xDB Read	ISRC1_PACKET_BYTE_2	ISRC1_PB2[7:0] ISRC1 Packet Byte2	x	x	x	x	x	x	x	x			
0xDC Read	ISRC1_PACKET_BYTE_3	ISRC1_PB3[7:0] ISRC1 Packet Byte3	x	x	x	x	x	x	x	x			
0xDD Read	ISRC1_PACKET_BYTE_4	ISRC1_PB4[7:0] ISRC1 Packet Byte4	x	x	x	x	x	x	x	x			
0xDE Read	ISRC1_PACKET_BYTE_5	ISRC1_PB5[7:0] ISRC1 Packet Byte5	x	x	x	x	x	x	x	x			
0xE0 Read	ISRC1_PACKET_BYTE_6	ISRC1_PB6[7:0] ISRC1 Packet Byte6	x	x	x	x	x	x	x	x			
0xE1 Read	ISRC1_PACKET_BYTE_7	ISRC1_PB7[7:0] ISRC1 Packet Byte7	x	x	x	x	x	x	x	x			
0xE2 Read	ISRC1_PACKET_BYTE_8	ISRC1_PB8[7:0] ISRC1 Packet Byte8	x	x	x	x	x	x	x	x			
0xE3 Read	ISRC1_PACKET_BYTE_9	ISRC1_PB9[7:0] ISRC1 Packet Byte9	x	x	x	x	x	x	x	x			
0xE4 Read	ISRC1_PACKET_BYTE_10	ISRC1_PB10[7:0] ISRC1 Packet Byte10	x	x	x	x	x	x	x	x			
0xE5 Read	ISRC1_PACKET_BYTE_11	ISRC1_PB11[7:0] ISRC1 Packet Byte11	x	x	x	x	x	x	x	x			
0xE6 Read	ISRC1_PACKET_BYTE_12	ISRC1_PB12[7:0] ISRC1 Packet Byte12	x	x	x	x	x	x	x	x			
0xE8 Read	ISRC1_PACKET_BYTE_13	ISRC1_PB13[7:0] ISRC1 Packet Byte13	x	x	x	x	x	x	x	x			
0xE9 Read	ISRC1_PACKET_BYTE_14	ISRC1_PB14[7:0] ISRC1 Packet Byte14	x	x	x	x	x	x	x	x			
0xEA Read	ISRC1_PACKET_BYTE_15	ISRC1_PB15[7:0] ISRC1 Packet Byte15	x	x	x	x	x	x	x	x			

Table 141: HDMI Map Details Register 0xEB to 0xFE

Subaddress	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Comment
0xEB Read	ISRC2_PACKET_BYTE_0	ISRC2_PB0[7:0] ISRC2 Packet Byte0	x	x	x	x	x	x	x	x	This is transmitted only when the ISRC-Continue bit (register 0xC8 bit 7) is set to 1	
0xEC Read	ISRC2_PACKET_BYTE_1	ISRC2_PB1[7:0] ISRC2 Packet Byte1	x	x	x	x	x	x	x	x		
0xED Read	ISRC2_PACKET_BYTE_2	ISRC2_PB2[7:0] ISRC2 Packet Byte2	x	x	x	x	x	x	x	x		
0xEE Read	ISRC2_PACKET_BYTE_3	ISRC2_PB3[7:0] ISRC2 Packet Byte3	x	x	x	x	x	x	x	x		
0xF0 Read	ISRC2_PACKET_BYTE_4	ISRC2_PB4[7:0] ISRC2 Packet Byte4	x	x	x	x	x	x	x	x		
0xF1 Read	ISRC2_PACKET_BYTE_5	ISRC2_PB5[7:0] ISRC2 Packet Byte5	x	x	x	x	x	x	x	x		
0xF2 Read	ISRC2_PACKET_BYTE_6	ISRC2_PB6[7:0] ISRC2 Packet Byte6	x	x	x	x	x	x	x	x		
0xF3 Read	ISRC2_PACKET_BYTE_7	ISRC2_PB7[7:0] ISRC2 Packet Byte7	x	x	x	x	x	x	x	x		
0xF4 Read	ISRC2_PACKET_BYTE_8	ISRC2_PB8[7:0] ISRC2 Packet Byte8	x	x	x	x	x	x	x	x		
0xF5 Read	ISRC2_PACKET_BYTE_9	ISRC2_PB9[7:0] ISRC2 Packet Byte9	x	x	x	x	x	x	x	x		
0xF6 Read	ISRC2_PACKET_BYTE_10	ISRC2_PB10[7:0] ISRC2 Packet Byte10	x	x	x	x	x	x	x	x		
0xF8 Read	ISRC2_PACKET_BYTE_11	ISRC2_PB11[7:0] ISRC2 Packet Byte11	x	x	x	x	x	x	x	x		
0xF9 Read	ISRC2_PACKET_BYTE_12	ISRC2_PB12[7:0] ISRC2 Packet Byte12	x	x	x	x	x	x	x	x		
0xFA Read	ISRC2_PACKET_BYTE_13	ISRC2_PB13[7:0] ISRC2 Packet Byte13	x	x	x	x	x	x	x	x		
0xFB Read	ISRC2_PACKET_BYTE_14	ISRC2_PB14[7:0] ISRC2 Packet Byte14	x	x	x	x	x	x	x	x		
0xFC Read	ISRC2_PACKET_BYTE_15	ISRC2_PB15[7:0] ISRC2 Packet Byte15	x	x	x	x	x	x	x	x		
0xFD Read	ISRC2_PACKET_BYTE_16	ISRC2_PB16[7:0] ISRC2 Packet Byte16	x	x	x	x	x	x	x	x		
0xFE Read	ISRC2_PACKET_BYTE_17	ISRC2_PB17[7:0] ISRC2 Packet Byte17	x	x	x	x	x	x	x	x		

2.6 Repeater KSV Map

Table 142: Repeater KSV Map Details Register 0x00 to 0x1E

Subaddress	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Comment
0x00 Read	BKSV_0	BSKV[39:0] HDCP Receiver KSV										
		BSKV[7:0] See BSKV[39:0] above	x	x	x	x	x	x	x	x		
0x01 Read	BKSV_1	BSKV[15:0] See BSKV[15:0] above	x	x	x	x	x	x	x	x		
0x02 Read	BKSV_2	BSKV[23:16] See BSKV[39:0] above	x	x	x	x	x	x	x	x		
0x03 Read	BKSV_3	BSKV[31:24] see BSKV[39:0] above	x	x	x	x	x	x	x	x		
0x04 Read	BKSV_4	BSKV[39:32] See BSKV[39:0] above	x	x	x	x	x	x	x	x		
0x08 Read	Ri_0	Ri[15:0] Link verification response Ri.										
		Ri[7:0] See Ri[15:0] above	x	x	x	x	x	x	x	x		
0x09 Read	Ri_1	Ri[15:8] See Ri[15:0] above	x	x	x	x	x	x	x	x		
0x0A Read	Ri_1	Pj[7:0] Enhanced Link Verification Response Pj'										
		Pj[7:0] See Pj[7:0] above	x	x	x	x	x	x	x	x		
0x10 R/W	AKSV_0	ASKV[39:0] HDCP Transmitter KSV										
		ASKV[7:0] See ASKV[39:0] above	0	0	0	0	0	0	0	0		
0x11 R/W	AKSV_1	ASKV[15:8] See ASKV[39:0] above	0	0	0	0	0	0	0	0		
0x12 R/W	AKSV_2	ASKV[23:16] See ASKV[39:0] above	0	0	0	0	0	0	0	0		
0x13 R/W	AKSV_3	ASKV[31:24] See ASKV[39:0] above	0	0	0	0	0	0	0	0		
0x14 R/W	AKSV_4	ASKV[39:32] See ASKV[39:0] above	0	0	0	0	0	0	0	0		
0x15 R/W	Ainfo	Ainfo[7:0] Ainfo Register										
		Ainfo[7:0] See Ainfo[7:0] above	0	0	0	0	0	0	0	0		
0x18 R/W	AN_0	AN[63:0] Session random number An										
		AN[7:0] See AN[63:0] above	0	0	0	0	0	0	0	0		
0x18 R/W	AN_1	AN[15:8] See AN[63:0] above	0	0	0	0	0	0	0	0		
0x19 R/W	AN_2	AN[23:16] See AN[63:0] above	0	0	0	0	0	0	0	0		
0x1A R/W	AN_3	AN[31:24] See AN[63:0] above	0	0	0	0	0	0	0	0		
0x1B R/W	AN_4	AN[39:32] See AN[63:0] above	0	0	0	0	0	0	0	0		
0x1C R/W	AN_5	AN[47:40] See AN[63:0] above	0	0	0	0	0	0	0	0		
0x1D R/W	AN_6	AN[55:48] See AN[63:0] above	0	0	0	0	0	0	0	0		
0x1E R/W	AN_7	AN[63:56] See AN[63:0] above	0	0	0	0	0	0	0	0		

Table 143: Repeater KSV Map Details Register 0x20 to 0x33

Subaddress	Register	Bit Description	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Register Setting	Comment
			7	6	5	4	3	2	1		
0x20 R/W	SHA_A_0	SHA_A[31:0] H0 part of SHA-1 has value V'									
		SHA_A[7:0] See SHA_A[39:0] above	0	0	0	0	0	0	0	0	
0x21 R/W	SHA_A_1	SHA_A[15:8] See SHA_A[39:0] above	0	0	0	0	0	0	0	0	
		SHA_A[23:16] See SHA_A[39:0] above	0	0	0	0	0	0	0	0	
0x22 R/W	SHA_A_2	SHA_A[31:24] See SHA_A[39:0] above	0	0	0	0	0	0	0	0	
		SHA_B[7:0] See SHA_B[39:0] above	0	0	0	0	0	0	0	0	
0x24 R/W	SHA_B_0	SHA_B[31:0] H1 part of SHA-1 has value V'									
		SHA_B[7:0] See SHA_B[39:0] above	0	0	0	0	0	0	0	0	
0x25 R/W	SHA_B_1	SHA_B[15:8] See SHA_B[39:0] above	0	0	0	0	0	0	0	0	
		SHA_B[23:16] See SHA_B[39:0] above	0	0	0	0	0	0	0	0	
0x26 R/W	SHA_B_2	SHA_B[31:24] See SHA_B[39:0] above	0	0	0	0	0	0	0	0	
		SHA_C[7:0] See SHA_C[39:0] above	0	0	0	0	0	0	0	0	
0x27 R/W	SHA_B_3	SHA_C[15:8] See SHA_C[39:0] above	0	0	0	0	0	0	0	0	
		SHA_C[23:16] See SHA_C[39:0] above	0	0	0	0	0	0	0	0	
0x28 R/W	SHA_C_0	SHA_C[31:0] H2 part of SHA-1 has value V'									
		SHA_C[7:0] See SHA_C[39:0] above	0	0	0	0	0	0	0	0	
0x29 R/W	SHA_C_1	SHA_C[15:8] See SHA_C[39:0] above	0	0	0	0	0	0	0	0	
		SHA_C[23:16] See SHA_C[39:0] above	0	0	0	0	0	0	0	0	
0x2A R/W	SHA_C_2	SHA_C[31:24] See SHA_C[39:0] above	0	0	0	0	0	0	0	0	
		SHA_D[7:0] See SHA_D[39:0] above	0	0	0	0	0	0	0	0	
0x2B R/W	SHA_C_3	SHA_D[15:8] See SHA_D[39:0] above	0	0	0	0	0	0	0	0	
		SHA_D[23:16] See SHA_D[39:0] above	0	0	0	0	0	0	0	0	
0x2C R/W	SHA_D_0	SHA_D[31:0] H3 part of SHA-1 has value V'									
		SHA_D[7:0] See SHA_D[39:0] above	0	0	0	0	0	0	0	0	
0x2D R/W	SHA_D_1	SHA_D[15:8] See SHA_D[39:0] above	0	0	0	0	0	0	0	0	
		SHA_D[23:16] See SHA_D[39:0] above	0	0	0	0	0	0	0	0	
0x2E R/W	SHA_D_2	SHA_D[31:24] See SHA_D[39:0] above	0	0	0	0	0	0	0	0	
		SHA_E[7:0] See SHA_E[39:0] above	0	0	0	0	0	0	0	0	
0x2F R/W	SHA_D_3	SHA_E[15:8] See SHA_E[39:0] above	0	0	0	0	0	0	0	0	
		SHA_E[23:16] See SHA_E[39:0] above	0	0	0	0	0	0	0	0	
0x30 R/W	SHA_E_0	SHA_E[31:0] H0 part of SHA-1 has value V'									
		SHA_E[7:0] See SHA_E[39:0] above	0	0	0	0	0	0	0	0	
0x31 R/W	SHA_E_1	SHA_E[15:8] See SHA_E[39:0] above	0	0	0	0	0	0	0	0	
		SHA_E[23:16] See SHA_E[39:0] above	0	0	0	0	0	0	0	0	
0x32 R/W	SHA_E_2	SHA_E[31:24] See SHA_E[39:0] above	0	0	0	0	0	0	0	0	
		SHA_F[7:0] See SHA_F[39:0] above	0	0	0	0	0	0	0	0	
0x33 R/W	SHA_E_3	SHA_F[15:8] See SHA_F[39:0] above	0	0	0	0	0	0	0	0	
		SHA_F[23:16] See SHA_F[39:0] above	0	0	0	0	0	0	0	0	

Table 144: Repeater KSV Map Details Register 0x40 to 0x76

Subaddress	Register	Bit Description	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Register Setting	Comment
			7	6	5	4	3	2	1		
0x40 R/W	Bcaps	Bcaps[7:0] Bcaps value	0	0	0	0	0	0	0		
0x41 R/W	BStatus_0	BStatus[15:0] Bstatus value									
		BStatus[7:0] See BStatus[15:0] above	0	0	0	0	0	0	0	0	
0x42 R/W	BStatus_1	BStatus[15:8] See BStatus[15:0] above	0	0	0	0	0	0	0		
0x70 R/W	SPA_PortB_1	SPA_PortB[15:0] Source Physical Address of HDMI port B									This register is used to configure the internal EDID of PortB
		SPA_PortB[7:0] See SPA_PortB[15:0] above	0	0	0	0	0	0	0	0	
0x71 R/W	SPA_PortB_2	SPA_PortB[15:8] See SPA_PortB[15:0] above	0	0	0	0	0	0	0		
0x72 R/W	SPA_Location	SPA_Location[7:0] Location of the source physical address in the internal EDID of Port B	0	0	0	0	0	0	0		This register is used to configure the internal EDID of PortB
0x73 R/W	CTRL_BITS	KSV_List_Ready This bit must be set when KSV list has been updated in Repeater mode.								0	Set to 0 if KSV list is not ready
										1	Set to 1 if KSV list is ready
		EDID_A_Enable Internal EDID enable for Port A								0	Disable internal EDID for Port A
		EDID_BA_Enable Internal EDID enable for Port B							0		Enable Internal EDID for Port A
									1		Disable internal EDID for Port B
		Reserved							1		Enable Internal EDID for Port B
0x76 R/W	PortB_Chsum	PortB_Chsum[7:0] CEA timing extension checksum for internal EDI of Port B									This register is used to configure the internal EDID of PortB
		PortB_Chksum[7:0] See PortB_Chksum[7:0] above	0	0	0	0	0	0	0	0	

Table 145: Repeater KSV Map Details Register 0x80 to 0x93

Subaddress	Register	Bit Description	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Register Setting	Comment
			7	6	5	4	3	2	1		
0x80 R/W	KSV0_B0	KSV0[39:0] KSV0 of KSV list									
		KSV0[7:0] See KSV0[39:0] above	0	0	0	0	0	0	0	0	
0x81 R/W	KSV0_B1	KSV0[15:8] See KSV0[39:0] above	0	0	0	0	0	0	0	0	
		KSV0[15:8] See KSV0[39:0] above	0	0	0	0	0	0	0	0	
0x82 R/W	KSV0_B2	KSV0[23:16] See KSV0[39:0] above	0	0	0	0	0	0	0	0	
		KSV0[23:16] See KSV0[39:0] above	0	0	0	0	0	0	0	0	
0x83 R/W	KSV0_B3	KSV0[31:24] See KSV0[39:0] above	0	0	0	0	0	0	0	0	
		KSV0[31:24] See KSV0[39:0] above	0	0	0	0	0	0	0	0	
0x84 R/W	KSV0_B4	KSV0[39:32] See KSV0[39:0] above	0	0	0	0	0	0	0	0	
		KSV0[39:32] See KSV0[39:0] above	0	0	0	0	0	0	0	0	
0x85 R/W	KSV1_B0	KSV1[39:0] KSV1 of KSV list									
		KSV1[7:0] See KSV1[39:0] above	0	0	0	0	0	0	0	0	
0x86 R/W	KSV1_B1	KSV1[15:8] See KSV1[39:0] above	0	0	0	0	0	0	0	0	
		KSV1[15:8] See KSV1[39:0] above	0	0	0	0	0	0	0	0	
0x87 R/W	KSV1_B2	KSV1[23:16] See KSV1[39:0] above	0	0	0	0	0	0	0	0	
		KSV1[23:16] See KSV1[39:0] above	0	0	0	0	0	0	0	0	
0x88 R/W	KSV1_B3	KSV1[31:24] See KSV1[39:0] above	0	0	0	0	0	0	0	0	
		KSV1[31:24] See KSV1[39:0] above	0	0	0	0	0	0	0	0	
0x89 R/W	KSV1_B4	KSV1[39:32] See KSV1[39:0] above	0	0	0	0	0	0	0	0	
		KSV1[39:32] See KSV1[39:0] above	0	0	0	0	0	0	0	0	
0x8A R/W	KSV2_B0	KSV2[39:0] KSV2 of KSV list									
		KSV2[7:0] See KSV2[39:0] above	0	0	0	0	0	0	0	0	
0x8B R/W	KSV2_B1	KSV2[15:8] See KSV2[39:0] above	0	0	0	0	0	0	0	0	
		KSV2[15:8] See KSV2[39:0] above	0	0	0	0	0	0	0	0	
0x8C R/W	KSV2_B2	KSV2[23:16] See KSV2[39:0] above	0	0	0	0	0	0	0	0	
		KSV2[23:16] See KSV2[39:0] above	0	0	0	0	0	0	0	0	
0x8D R/W	KSV2_B3	KSV2[31:24] See KSV2[39:0] above	0	0	0	0	0	0	0	0	
		KSV2[31:24] See KSV2[39:0] above	0	0	0	0	0	0	0	0	
0x8E R/W	KSV2_B4	KSV2[39:32] See KSV2[39:0] above	0	0	0	0	0	0	0	0	
		KSV2[39:32] See KSV2[39:0] above	0	0	0	0	0	0	0	0	
0x8F R/W	KSV3_B0	KSV3[39:0] KSV3 of KSV list									
		KSV3[7:0] See KSV3[39:0] above	0	0	0	0	0	0	0	0	
0x90 R/W	KSV3_B1	KSV3[15:8] See KSV3[39:0] above	0	0	0	0	0	0	0	0	
		KSV3[15:8] See KSV3[39:0] above	0	0	0	0	0	0	0	0	
0x91 R/W	KSV3_B2	KSV3[23:16] See KSV3[39:0] above	0	0	0	0	0	0	0	0	
		KSV3[23:16] See KSV3[39:0] above	0	0	0	0	0	0	0	0	
0x92 R/W	KSV3_B3	KSV3[31:24] See KSV3[39:0] above	0	0	0	0	0	0	0	0	
		KSV3[31:24] See KSV3[39:0] above	0	0	0	0	0	0	0	0	
0x93 R/W	KSV3_B4	KSV3[39:32] See KSV3[39:0] above	0	0	0	0	0	0	0	0	
		KSV3[39:32] See KSV3[39:0] above	0	0	0	0	0	0	0	0	

Table 146: Repeater KSV Map Details Register 0x94 to 0xA7

Subaddress	Register	Bit Description	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Register Setting	Comment
			7	6	5	4	3	2	1		
0x94 R/W	KSV4_B0	KSV4[39:0] KSV4 of KSV list									
		KSV4[7:0] See KSV4[39:0] above	0	0	0	0	0	0	0	0	
0x95 R/W	KSV4_B1	KSV4[15:8] See KSV4[39:0] above	0	0	0	0	0	0	0	0	
		KSV4[15:8] See KSV4[39:0] above	0	0	0	0	0	0	0	0	
0x96 R/W	KSV4_B2	KSV4[23:16] See KSV4[39:0] above	0	0	0	0	0	0	0	0	
		KSV4[23:16] See KSV4[39:0] above	0	0	0	0	0	0	0	0	
0x97 R/W	KSV4_B3	KSV4[31:24] See KSV4[39:0] above	0	0	0	0	0	0	0	0	
		KSV4[31:24] See KSV4[39:0] above	0	0	0	0	0	0	0	0	
0x98 R/W	KSV4_B4	KSV4[39:32] See KSV4[39:0] above	0	0	0	0	0	0	0	0	
		KSV4[39:32] See KSV4[39:0] above	0	0	0	0	0	0	0	0	
0x99 R/W	KSV5_B0	KSV5[39:0] KSV5 of KSV list									
		KSV5[7:0] See KSV5[39:0] above	0	0	0	0	0	0	0	0	
0x9A R/W	KSV5_B1	KSV5[15:8] See KSV5[39:0] above	0	0	0	0	0	0	0	0	
		KSV5[15:8] See KSV5[39:0] above	0	0	0	0	0	0	0	0	
0x9B R/W	KSV5_B2	KSV5[23:16] See KSV5[39:0] above	0	0	0	0	0	0	0	0	
		KSV5[23:16] See KSV5[39:0] above	0	0	0	0	0	0	0	0	
0x9C R/W	KSV5_B3	KSV5[31:24] See KSV5[39:0] above	0	0	0	0	0	0	0	0	
		KSV5[31:24] See KSV5[39:0] above	0	0	0	0	0	0	0	0	
0x9D R/W	KSV5_B4	KSV5[39:32] See KSV5[39:0] above	0	0	0	0	0	0	0	0	
		KSV5[39:32] See KSV5[39:0] above	0	0	0	0	0	0	0	0	
0x9E R/W	KSV6_B0	KSV6[39:0] KSV6 of KSV list									
		KSV6[7:0] See KSV6[39:0] above	0	0	0	0	0	0	0	0	
0x9F R/W	KSV6_B1	KSV6[15:8] See KSV6[39:0] above	0	0	0	0	0	0	0	0	
		KSV6[15:8] See KSV6[39:0] above	0	0	0	0	0	0	0	0	
0xA0 R/W	KSV6_B2	KSV6[23:16] See KSV6[39:0] above	0	0	0	0	0	0	0	0	
		KSV6[23:16] See KSV6[39:0] above	0	0	0	0	0	0	0	0	
0xA1 R/W	KSV6_B3	KSV6[31:24] See KSV6[39:0] above	0	0	0	0	0	0	0	0	
		KSV6[31:24] See KSV6[39:0] above	0	0	0	0	0	0	0	0	
0xA2 R/W	KSV6_B4	KSV6[39:32] See KSV6[39:0] above	0	0	0	0	0	0	0	0	
		KSV6[39:32] See KSV6[39:0] above	0	0	0	0	0	0	0	0	
0xA3 R/W	KSV7_B0	KSV7[39:0] KSV7 of KSV list									
		KSV7[7:0] See KSV7[39:0] above	0	0	0	0	0	0	0	0	
0xA4 R/W	KSV7_B1	KSV7[15:8] See KSV7[39:0] above	0	0	0	0	0	0	0	0	
		KSV7[15:8] See KSV7[39:0] above	0	0	0	0	0	0	0	0	
0xA5 R/W	KSV7_B2	KSV7[23:16] See KSV7[39:0] above	0	0	0	0	0	0	0	0	
		KSV7[23:16] See KSV7[39:0] above	0	0	0	0	0	0	0	0	
0xA6 R/W	KSV7_B3	KSV7[31:24] See KSV7[39:0] above	0	0	0	0	0	0	0	0	
		KSV7[31:24] See KSV7[39:0] above	0	0	0	0	0	0	0	0	
0xA7 R/W	KSV7_B4	KSV7[39:32] See KSV7[39:0] above	0	0	0	0	0	0	0	0	
		KSV7[39:32] See KSV7[39:0] above	0	0	0	0	0	0	0	0	

Table 147: Repeater KSV Map Details Register 0xA8 to 0xBB

Subaddress	Register	Bit Description	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Register Setting	Comment
			7	6	5	4	3	2	1		
0xA8 R/W	KSV8_B0	KSV8[39:0] KSV8 of KSV list									
		KSV8[7:0] See KSV8[39:0] above	0	0	0	0	0	0	0	0	
0xA9 R/W	KSV8_B1	KSV8[15:8] See KSV8[39:0] above	0	0	0	0	0	0	0	0	
0xAA R/W	KSV8_B2	KSV8[23:16] See KSV8[39:0] above	0	0	0	0	0	0	0	0	
0xAB R/W	KSV8_B3	KSV8[31:24] See KSV8[39:0] above	0	0	0	0	0	0	0	0	
0xAC R/W	KSV8_B4	KSV8[39:32] See KSV8[39:0] above	0	0	0	0	0	0	0	0	
0xAD R/W	KSV9_B0	KSV9[39:0] KSV9 of KSV list									
		KSV9[7:0] See KSV9[39:0] above	0	0	0	0	0	0	0	0	
0xAE R/W	KSV9_B1	KSV9[15:8] See KSV9[39:0] above	0	0	0	0	0	0	0	0	
0xAF R/W	KSV9_B2	KSV9[23:16] See KSV9[39:0] above	0	0	0	0	0	0	0	0	
0xB0 R/W	KSV9_B3	KSV9[31:24] See KSV9[39:0] above	0	0	0	0	0	0	0	0	
0xB1 R/W	KSV9_B4	KSV9[39:32] See KSV9[39:0] above	0	0	0	0	0	0	0	0	
0xB2 R/W	KSV10_B0	KSV10[39:0] KSV10 of KSV list									
		KSV10[7:0] See KSV10[39:0] above	0	0	0	0	0	0	0	0	
0xB3 R/W	KSV10_B1	KSV10[15:8] See KSV10[39:0] above	0	0	0	0	0	0	0	0	
0xB4 R/W	KSV10_B2	KSV10[23:16] See KSV10[39:0] above	0	0	0	0	0	0	0	0	
0xB5 R/W	KSV10_B3	KSV10[31:24] See KSV10[39:0] above	0	0	0	0	0	0	0	0	
0xB6 R/W	KSV10_B4	KSV10[39:32] See KSV10[39:0] above	0	0	0	0	0	0	0	0	
0xB7 R/W	KSV11_B0	KSV11[39:0] KSV11 of KSV list									
		KSV11[7:0] See KSV11[39:0] above	0	0	0	0	0	0	0	0	
0xB8 R/W	KSV11_B1	KSV11[15:8] See KSV11[39:0] above	0	0	0	0	0	0	0	0	
0xB9 R/W	KSV11_B2	KSV11[23:16] See KSV11[39:0] above	0	0	0	0	0	0	0	0	
0xBA R/W	KSV11_B3	KSV11[31:24] See KSV11[39:0] above	0	0	0	0	0	0	0	0	
0xBB R/W	KSV11_B4	KSV11[39:32] See KSV11[39:0] above	0	0	0	0	0	0	0	0	

Table 148: Repeater KSV Map Details Register 0xBC to 0xCF

Subaddress	Register	Bit Description	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Register Setting	Comment
			7	6	5	4	3	2	1		
0xBC R/W	KSV12_B0	KSV12[39:0] KSV12 of KSV list									
		KSV12[7:0] See KSV12[39:0] above	0	0	0	0	0	0	0	0	
0xBD R/W	KSV12_B1	KSV12[15:8] See KSV12[39:0] above	0	0	0	0	0	0	0	0	
0xBE R/W	KSV12_B2	KSV12[23:16] See KSV12[39:0] above	0	0	0	0	0	0	0	0	
0xBF R/W	KSV12_B3	KSV12[31:24] See KSV12[39:0] above	0	0	0	0	0	0	0	0	
0xC0 R/W	KSV12_B4	KSV12[39:32] See KSV12[39:0] above	0	0	0	0	0	0	0	0	
0xC1 R/W	KSV13_B0	KSV13[39:0] KSV13 of KSV list									
		KSV13[7:0] See KSV13[39:0] above	0	0	0	0	0	0	0	0	
0xC2 R/W	KSV13_B1	KSV13[15:8] See KSV13[39:0] above	0	0	0	0	0	0	0	0	
0xC3 R/W	KSV13_B2	KSV13[23:16] See KSV13[39:0] above	0	0	0	0	0	0	0	0	
0xC4 R/W	KSV13_B3	KSV13[31:24] See KSV13[39:0] above	0	0	0	0	0	0	0	0	
0xC5 R/W	KSV13_B4	KSV13[39:32] See KSV13[39:0] above	0	0	0	0	0	0	0	0	
0xC6 R/W	KSV14_B0	KSV14[39:0] KSV14 of KSV list									
		KSV14[7:0] See KSV14[39:0] above	0	0	0	0	0	0	0	0	
0xC7 R/W	KSV14_B1	KSV14[15:8] See KSV14[39:0] above	0	0	0	0	0	0	0	0	
0xC8 R/W	KSV14_B2	KSV14[23:16] See KSV14[39:0] above	0	0	0	0	0	0	0	0	
0xC9 R/W	KSV14_B3	KSV14[31:24] See KSV14[39:0] above	0	0	0	0	0	0	0	0	
0xCA R/W	KSV14_B4	KSV14[39:32] See KSV14[39:0] above	0	0	0	0	0	0	0	0	
0xCB R/W	KSV15_B0	KSV15[39:0] KSV15 of KSV list									
		KSV15[7:0] See KSV15[39:0] above	0	0	0	0	0	0	0	0	
0xCC R/W	KSV15_B1	KSV15[15:8] See KSV15[39:0] above	0	0	0	0	0	0	0	0	
0xCD R/W	KSV15_B2	KSV15[23:16] See KSV15[39:0] above	0	0	0	0	0	0	0	0	
0xCD R/W	KSV15_B3	KSV15[31:24] See KSV15[39:0] above	0	0	0	0	0	0	0	0	
0xCF R/W	KSV15_B4	KSV15[39:32] See KSV15[39:0] above	0	0	0	0	0	0	0	0	

Table 149: Repeater KSV Map Details Register 0xD0 to 0xE3

Subaddress	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Comment
0xD0 R/W	KSV16_B0	KSV16[39:0] KSV16 of KSV list										
		KSV16[7:0] See KSV16[39:0] above	0	0	0	0	0	0	0	0		
0xD1 R/W	KSV16_B1	KSV16[15:8] See KSV16[39:0] above	0	0	0	0	0	0	0	0		
0xD2 R/W	KSV16_B2	KSV16[23:16] See KSV16[39:0] above	0	0	0	0	0	0	0	0		
0xD3 R/W	KSV16_B3	KSV16[31:24] See KSV16[39:0] above	0	0	0	0	0	0	0	0		
0xD4 R/W	KSV16_B4	KSV16[39:32] See KSV16[39:0] above	0	0	0	0	0	0	0	0		
0xD5 R/W	KSV17_B0	KSV17[39:0] KSV17 of KSV list										
		KSV17[7:0] See KSV17[39:0] above	0	0	0	0	0	0	0	0		
0xD6 R/W	KSV17_B1	KSV17[15:8] See KSV17[39:0] above	0	0	0	0	0	0	0	0		
0xD7 R/W	KSV17_B2	KSV17[23:16] See KSV17[39:0] above	0	0	0	0	0	0	0	0		
0xD8 R/W	KSV17_B3	KSV17[31:24] See KSV17[39:0] above	0	0	0	0	0	0	0	0		
0xD9 R/W	KSV17_B4	KSV17[39:32] See KSV17[39:0] above	0	0	0	0	0	0	0	0		
0xDA R/W	KSV18_B0	KSV18[39:0] KSV18 of KSV list										
		KSV18[7:0] See KSV18[39:0] above	0	0	0	0	0	0	0	0		
0xDB R/W	KSV18_B1	KSV18[15:8] See KSV18[39:0] above	0	0	0	0	0	0	0	0		
0xDC R/W	KSV18_B2	KSV18[23:16] See KSV18[39:0] above	0	0	0	0	0	0	0	0		
0xDD R/W	KSV18_B3	KSV18[31:24] See KSV18[39:0] above	0	0	0	0	0	0	0	0		
0xDE R/W	KSV18_B4	KSV18[39:32] See KSV18[39:0] above	0	0	0	0	0	0	0	0		
0xDF R/W	KSV19_B0	KSV19[39:0] KSV19 of KSV list										
		KSV19[7:0] See KSV19[39:0] above	0	0	0	0	0	0	0	0		
0xE0 R/W	KSV19_B1	KSV19[15:8] See KSV19[39:0] above	0	0	0	0	0	0	0	0		
0xE1 R/W	KSV19_B2	KSV19[23:16] See KSV19[39:0] above	0	0	0	0	0	0	0	0		
0xE2 R/W	KSV19_B3	KSV19[31:24] See KSV19[39:0] above	0	0	0	0	0	0	0	0		
0xE3 R/W	KSV19_B4	KSV19[39:32] See KSV19[39:0] above	0	0	0	0	0	0	0	0		

Table 150: Repeater KSV Map Details Register 0xE4 to 0xF7

Subaddress	Register	Bit Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register Setting	Comment
0xE4 R/W	KSV20_B0	KSV20[39:0] KSV20 of KSV list										
		KSV20[7:0] See KSV20[39:0] above	0	0	0	0	0	0	0	0		
0xE5 R/W	KSV20_B1	KSV20[39:0] KSV20 of KSV list										
		KSV20[15:8] See KSV20[39:0] above	0	0	0	0	0	0	0	0		
0xE6 R/W	KSV20_B2	KSV20[39:0] KSV20 of KSV list										
		KSV20[23:16] See KSV20[39:0] above	0	0	0	0	0	0	0	0		
0xE7 R/W	KSV20_B3	KSV20[39:0] KSV20 of KSV list										
		KSV20[31:24] See KSV20[39:0] above	0	0	0	0	0	0	0	0		
0xE8 R/W	KSV20_B4	KSV20[39:0] KSV20 of KSV list										
		KSV20[39:32] See KSV20[39:0] above	0	0	0	0	0	0	0	0		
0xE9 R/W	KSV21_B0	KSV21[39:0] KSV21 of KSV list										
		KSV21[7:0] See KSV21[39:0] above	0	0	0	0	0	0	0	0		
0xEA R/W	KSV21_B1	KSV21[39:0] KSV21 of KSV list										
		KSV[15:8] See KSV[39:0] above	0	0	0	0	0	0	0	0		
0xEB R/W	KSV21_B2	KSV21[39:0] KSV21 of KSV list										
		KSV21[23:16] See KSV21[39:0] above	0	0	0	0	0	0	0	0		
0xEC R/W	KSV21_B3	KSV21[39:0] KSV21 of KSV list										
		KSV21[31:24] See KSV21[39:0] above	0	0	0	0	0	0	0	0		
0xED R/W	KSV21_B4	KSV21[39:0] KSV21 of KSV list										
		KSV21[39:32] See KSV21[39:0] above	0	0	0	0	0	0	0	0		
0xEE R/W	KSV22_B0	KSV22[39:0] KSV22 of KSV list										
		KSV22[7:0] See KSV22[39:0] above	0	0	0	0	0	0	0	0		
0xEF R/W	KSV22_B1	KSV22[39:0] KSV22 of KSV list										
		KSV22[15:8] See KSV22[39:0] above	0	0	0	0	0	0	0	0		
0xF0 R/W	KSV22_B2	KSV22[39:0] KSV22 of KSV list										
		KSV22[23:16] See KSV22[39:0] above	0	0	0	0	0	0	0	0		
0xF1 R/W	KSV22_B3	KSV22[39:0] KSV22 of KSV list										
		KSV22[31:24] See KSV22[39:0] above	0	0	0	0	0	0	0	0		
0xF2 R/W	KSV22_B4	KSV22[39:0] KSV22 of KSV list										
		KSV22[39:32] See KSV22[39:0] above	0	0	0	0	0	0	0	0		
0xF3 R/W	KSV23_B0	KSV23[39:0] KSV23 of KSV list										
		KSV23[7:0] See KSV23[39:0] above	0	0	0	0	0	0	0	0		
0xF4 R/W	KSV23_B1	KSV23[39:0] KSV23 of KSV list										
		KSV23[15:8] See KSV23[39:0] above	0	0	0	0	0	0	0	0		
0xF5 R/W	KSV23_B2	KSV23[39:0] KSV23 of KSV list										
		KSV23[23:16] See KSV23[39:0] above	0	0	0	0	0	0	0	0		
0xF6 R/W	KSV23_B3	KSV23[39:0] KSV23 of KSV list										
		KSV23[31:24] See KSV23[39:0] above	0	0	0	0	0	0	0	0		
0xF7 R/W	KSV23_B4	KSV23[39:0] KSV23 of KSV list										
		KSV23[39:32] See KSV23[39:0] above	0	0	0	0	0	0	0	0		

List of Tables

Table 1: User Map Register 0x00 to 0x7F	3
Table 2: User Map Register 0x80 to 0xFE	4
Table 3: User Map 1 Register 0x40 to 0x9E.....	5
Table 4: User Map 2 Register 0xEA to 0xEF	6
Table 5: User Map 3 Register 0x3C to 0x9C.....	7
Table 6: HDMI Map Register 0x00 to 0x7E	8
Table 7: HDMI Map Register 0x80 to 0xFE	9
Table 8: Repeater KSV Map Register 0x00 to 0xA5	10
Table 9: Repeater KSV Map Register 0xA6 to 0xF7	11
Table 10: User Map Details Details Register 0x00	12
Table 11: User Map Details Details Register 0x01 to 0x03	13
Table 12: User Map Details Details Register 0x04	14
Table 13: User Map Details Register 0x05.....	14
Table 14: User Map Details Register 0x06.....	15
Table 15: User Map Details Register 0x06 (Continued 1)	16
Table 16: User Map Details Register 0x06 (Continued 2)	17
Table 17: User Map Details Register 0x06 (Continued 3)	18
Table 18: User Map Details Register 0x07 to 0x0D.....	19
Table 19: User Map Details Register 0x0E to 0x10	20
Table 20: User Map Details Register 0x11.....	21
Table 21: User Map Details Register 0x12 to 0x15.....	21
Table 22: User Map Details Register 0x17.....	22
Table 23: User Map Details Register 0x18 to 0x19.....	23
Table 24: User Map Details Register 0x1D.....	24
Table 25: User Map Details Register 0x27 to 0x2C.....	25
Table 26: User Map Details Register 0x2D to 0x33.....	26
Table 27: User Map Details Register 0x34 to 0x38.....	27
Table 28: User Map Details Register 0x39.....	28
Table 29: User Map Details Register 0x3A.....	28
Table 30: User Map Details Register 0x3C to 0x49.....	29
Table 31: User Map Details Register 0x4A to 0x50.....	30
Table 32: User Map Details Register 0x51.....	31
Table 33: User Map Details Register 0x52 to 0x58.....	32
Table 34: User Map Details Register 0x59 to 0x66.....	33
Table 35: User Map Details Register 0x67 to 0x68.....	34
Table 36: User Map Details Register 0x69.....	35
Table 37: User Map Details Register 0x6A to 0x6C.....	36
Table 38: User Map Details Register 0x6D to 0x72.....	37
Table 39: User Map Details Register 0x73 to 0x76.....	38
Table 40: User Map Details Register 0x77 to 0x7A.....	39
Table 41: User Map Details Register 0x7B to 0x7C	40
Table 42: User Map Details Register 0x7D to 0x80.....	41
Table 43: User Map Details Register 0x81 to 0x83.....	41
Table 44: User Map Details Register 0x84 to 0x85.....	42
Table 45: User Map Details Register 0x86 to 0x8A.....	43
Table 46: User Map Details Register 0x8B to 0x8E.....	44
Table 47: User Map Details Register 0x8F to 0x90	45
Table 48: User Map Details Register 0x91 to 0x9D.....	46
Table 49: User Map Details Register 0xA0 to 0xA3.....	47
Table 50: User Map Details Register 0xA3 to 0xA7.....	48

Table 51: User Map Details Register 0xA8 to 0xAC	49
Table 52: User Map Details Register 0xAD to 0xB5	50
Table 53: User Map Details Register 0xBA to 0xBD.....	51
Table 54: User Map Details Register 0xBF to 0xC2	52
Table 55: User Map Details Register 0xC3 to 0xC4	53
Table 56: User Map Details Register 0xC5 to 0xCB.....	54
Table 57: User Map Details Register 0xDC to 0xE4.....	55
Table 58: User Map Details Register 0xE5 to 0xEA.....	56
Table 59: User Map Details Register 0xEB to 0xEC	57
Table 60: User Map Details Register 0xED to 0xEF.....	58
Table 61: User Map Details Register 0xF0 to 0xF1	59
Table 62: User Map Details Register 0xF3 to 0xF4	60
Table 63: User Map Details Register 0xF9 to 0xFE.....	61
Table 64: User Map 1 Details Register 0x40 to 0x41.....	62
Table 65: User Map 1 Details Register 0x42.....	63
Table 66: User Map 1 Details Register 0x43 to 0x45.....	64
Table 67: User Map 1 Details Register 0x46.....	65
Table 68: User Map 1 Details Register 0x47 to 0x48.....	66
Table 69: User Map 1 Details Register 0x49 to 0x4A.....	67
Table 70: User Map 1 Details Register 0x4B	68
Table 71: User Map 1 Details Register 0x4C to 0x4D	68
Table 72: User Map 1 Details Register 0x4E	69
Table 73: User Map 1 Details Register 0x4F to 0x50	70
Table 74: User Map 1 Details Register 0x60.....	71
Table 75: User Map 1 Details Register 0x60 (Continued)	72
Table 76: User Map 1 Details Register 0x61 (Read Only).....	73
Table 77: User Map 1 Details Register 0x61 (Write Only).....	74
Table 78: User Map 1 Details Register 0x62 to 0x63.....	75
Table 79: User Map 1 Details Register 0x64 (Read Only).....	76
Table 80: User Map 1 Details Register 0x65 (Read Only).....	77
Table 81: User Map 1 Details Register 0x65 (Write Only).....	78
Table 82: User Map 1 Details Register 0x66 to 0x67.....	79
Table 83: User Map 1 Details Register 0x68.....	80
Table 84: User Map 1 Details Register 0x69 (Read Only).....	81
Table 85: User Map 1 Details Register 0x69 (Write Only).....	82
Table 86: User Map 1 Details Register 0x6A to 0x6B	83
Table 87: User Map 1 Details Register 0x6C (Read Only)	84
Table 88: User Map 1 Details Register 0x6C (Write Only)	85
Table 89: User Map 1 Details Register 0x6D.....	86
Table 90: User Map 1 Details Register 0x6E	87
Table 91: User Map 1 Details Register 0x6F (Read Only).....	88
Table 92: User Map 1 Details Register 0x6F (Write Only).....	89
Table 93: User Map 1 Details Register 0x70 to 0x71.....	90
Table 94: User Map 1 Details Register 0x72 (Read Only).....	91
Table 95: User Map 1 Details Register 0x72 (Write Only).....	92
Table 96: User Map 1 Details Register 0x73 to 0x74.....	93
Table 97: User Map 1 Details Register 0x75.....	94
Table 98: User Map 1 Details Register 0x9A to 0x9E	94
Table 99: User Map 2 Details Register 0xEA to 0xEF.....	95
Table 100: User Map 3 Details Register 0x3C to 0x3F.....	96
Table 101: User Map 3 Details Register 0x40 to 0x46.....	96
Table 102: User Map 3 Details Register 0x47 to 0x54.....	97

Table 103: User Map 3 Details Register 0x55 to 0x60.....	98
Table 104: User Map 3 Details Register 0x61 to 0x63.....	99
Table 105: User Map 3 Details Register 0x64 to 0x77.....	100
Table 106: User Map 3 Details Register 0x78.....	101
Table 107: User Map 3 Details Register 0x98 to 0x99.....	101
Table 108: User Map 3 Details Register 0x9C.....	102
Table 109: HDMI Map Details Register 0x00 to 0x02.....	103
Table 110: HDMI Map Details Register 0x03.....	104
Table 111: HDMI Map Details Register 0x04 to 0x05.....	105
Table 112: HDMI Map Details Register 0x06 to 0x08.....	106
Table 113: HDMI Map Details Register 0x09 to 0x10.....	107
Table 114: HDMI Map Details Register 0x11 to 0x13.....	108
Table 115: HDMI Map Details Register 0x14 to 0x15.....	109
Table 116: HDMI Map Details Register 0x16.....	110
Table 117: HDMI Map Details Register 0x17.....	111
Table 118: HDMI Map Details Register 0x18.....	112
Table 119: HDMI Map Details Register 0x19.....	113
Table 120: HDMI Map Details Register 0x1A.....	114
Table 121: HDMI Map Details Register 0x1B.....	115
Table 122: HDMI Map Details Register 0x1C.....	116
Table 123: HDMI Map Details Register 0x1D to 0x25.....	117
Table 124: HDMI Map Details Register 0x26 to 0x2F.....	118
Table 125: HDMI Map Details Register 0x30 to 0x35.....	119
Table 126: HDMI Map Details Register 0x36 to 0x41.....	120
Table 127: HDMI Map Details Register 0x42 to 0x4C.....	121
Table 128: HDMI Map Details Register 0x4D to 0x4F.....	121
Table 129: HDMI Map Details Register 0x50.....	121
Table 130: HDMI Map Details Register 0x5A to 0x5F.....	122
Table 131: HDMI Map Details Register 0x60 to 0x7F.....	123
Table 132: HDMI Map Details Register 0x80 to 0x84.....	124
Table 133: HDMI Map Details Register 0x85 to 0x8E.....	125
Table 134: HDMI Map Details Register 0x90 to 0x93.....	126
Table 135: HDMI Map Details Register 0x94.....	127
Table 136: HDMI Map Details Register 0x95.....	128
Table 137: HDMI Map Details Register 0x98 to 0xB4.....	129
Table 138: HDMI Map Details Register 0xB8 to 0xBD.....	130
Table 139: HDMI Map Details Register 0xC0 to 0xD6.....	131
Table 140: HDMI Map Details Register 0xD8 to 0xEA.....	132
Table 141: HDMI Map Details Register 0xEB to 0xFE.....	133
Table 142: Repeater KSV Map Details Register 0x00 to 0x1E.....	134
Table 143: Repeater KSV Map Details Register 0x20 to 0x33.....	135
Table 144: Repeater KSV Map Details Register 0x40 to 0x76.....	136
Table 145: Repeater KSV Map Details Register 0x80 to 0x93.....	137
Table 146: Repeater KSV Map Details Register 0x94 to 0xA7.....	138
Table 147: Repeater KSV Map Details Register 0xA8 to 0xBB.....	139
Table 148: Repeater KSV Map Details Register 0xBC to 0xCF.....	140
Table 149: Repeater KSV Map Details Register 0xD0 to 0xE3.....	141
Table 150: Repeater KSV Map Details Register 0xE4 to 0xF7.....	142

Document Revision History

Version	Date	Changes
Rev. 0	November 2007	Initial
Rev. A	February 2008	User Map 1 - Added Reg. 0x9E description to global register map (Table 3)
Rev. B	July 2009	Updated Table 2. Register 0xC5 name.
		Updated Table 3. Added register 0x4D description. Added the following bits: 0x4E [7]
		Removed duplicate description in Table 37.
		Table 69 updated. Description of FL_PLL_LOCKED
		Table 84 updated. Description of GAMUT_MDATA_ST
		Table 86 updated. V_LOCKED_MB1
		Added bit 0 of HDMI_INT_MASKB_3 to Table 86
		Added bit 5 to register 0x70 of Table 93
		Table 95 updated. Updated description of AKSV_UPDSTE_CLR
		Table 96 updated.
		Correction to Table 125. Description of FIELD1_VS_BACK_PORCH
		Correction to Table 133. Description of LINE_START_MSB
		Typo corrected in Table 138
Table 139 ACP descriptions (0xC2 – 0xD6) corrected		
Rev. C	May 2010	Removed confidential references
Rev. D	June 2010	Added copyright