

a

Implementing the Auto-Offset Function on the AD9985

Overview

The AD9985 incorporate an “Auto-Offset” function. The Auto-Offset works by monitoring the output of each ADC during the clamp period and then calculating the required offset setting to yield a given output code. When Auto-Offset is enabled (reg. 0x1D:7 = 1), the settings in the “Target Code” registers (0x19 – 0x1B) are used by the auto-offset circuitry as desired clamp codes. The circuit compares the output code during clamp to the target code and adjusts the offset up or down to compensate. In Auto-Offset mode, the target code is an eight bit two’s complement word, with bit 7 of their respective registers being the sign bit.

Register Definitions

The definition of the offset registers does not change depending on whether the Auto-Offset function is enabled, or not. The Target Code and Offset Adjust registers are independent. The Target code registers are disabled when Auto-Offset is turned off. However, the functionality of the Offset registers (0x0B - 0x0D) is slightly different when the Auto Offset function is enabled. This change is defined in Table 1.

Table 1: Offset Register Definitions

AD9985 Register	Bits	Normal Function (Manual Offset Mode)	Auto Offset Function (Auto-Offset Mode)
0x0B	7:1	Red Channel Offset (in binary notation)	Red channel offset from target code (value in 2’s compliment notation)
0x0C	7:1	Green Channel Offset (in binary notation)	Green channel offset from target code (value in 2’s compliment notation)
0x0D	7:1	Blue Channel Offset (in binary notation)	Blue channel offset from target code (value in 2’s compliment notation)

In addition to the Offset Registers, the registers defined in Table 2 also support the Auto-Offset function.

Table 2: Auto-Offset Related Register Definitions

Register	Function	Bits	Description
0x19	Red Target Code	7:0	Sets desired output code for Red Channel during black reference when Auto-Offset is enabled
0x1A	Green Target Code	7:0	Sets desired output code for Green Channel during black reference when Auto-Offset is enabled
0x1B	Blue Target Code	7:0	Sets desired output code for Blue Channel during black reference when Auto-Offset is enabled
0x1C	Test Bits	7:0	Must be set to 0x11 for proper operation.
0x1D	Auto-Offset Control	7	Auto-Offset Enable 1 = Auto-Offset enabled 0 = Auto-Offset disabled
		6	Hold Auto-Offset 0 = Update Auto Offset according to bits 0x1D-1:0 1 = Hold the current Auto Offset value
		5:2	Control Bits Must be set to 01001 for proper operation
		1:0	Update Mode 00 = Update every Clamp 01 = Update every 16 Clamps 10 = Update every 64 Clamps 11 = Not Valid

Brightness Adjustment

If auto-offset is disabled, the Offset registers control the absolute offset added to the channel. The offset control provides a +63/-64 LSBs of adjustment range (code 128 = 0 offset, code 255 = +63, etc.), with one LSB of offset corresponding to 1 LSB of output code.

With auto-offset enabled, registers 0x19 – 0x1B contain target codes for the auto-clamp feedback circuit. The offset registers (0x0B – 0x0D) are still used to adjust brightness. The difference is, when auto-offset is enabled, the offset register values are in 2's complement notation. The effective range for adjusting offset (used for brightness control) is +63/-64 LSBs. When developing software to control brightness, this must be taken into consideration.

Using Auto-Offset

To activate the Auto Offset mode, set register 1Dh, bit 7 to 1. Next, the target code registers (19h through 1Bh) must be programmed. The values programmed into the target code registers should be the output code desired from the AD9985 during the back porch reference time. For example, for RGB signals all three registers would normally be programmed to a very small code (4 is recommended), while for YPbPr signals the green (Y) channel would normally be programmed to a very small code and the blue and red channels (Pb and Pr) would normally be set to 128. Any target code value between 1 and 254 can be set, although the AD9985's offset range may not be able to reach every value. Intended target code values range from (but aren't limited to) 1 to 40 when ground clamping and 90 to 170 when mid-scale clamping.

The ability to program a target code for each channel gives users a large degree of freedom and flexibility. While in most cases all channels will either be set either to 4 or 128, the flexibility to select other values allows for the possibility of inserting intentional skews between channels. It also allows for the ADC range to be skewed so that voltages outside of the normal range can be digitized. (For example, setting the target code to 40 would allow the sync tip, which is normally below black level, to be digitized and evaluated.) Lastly, when in Auto Offset mode, the manual offset registers (0Bh to 0Dh) have new functionality. The values in these registers are digitally added to the value of the ADC output. The purpose of doing this is to match a benefit that is present with manual offset adjustment. Adjusting these registers is an easy way to make brightness adjustments. Although some signal range is lost with this method, it has proven to be a very popular function. In order to be able to increase and decrease brightness, the values in these registers in this mode are signed 2's complement. The digital adder is only used when in Auto Offset mode. Although it cannot be disabled, setting the offset registers to all 0's will effectively disable it by always adding 0.

Table 3: Example Register Settings for Enabling Auto-Offset

Reg.	RGB Auto-offset clamping			YPbPr Auto-offset clamping		
	Value	Description		Value	Description	
0x0B	0x00	Red offset	Registers used for brightness control: +63/-64 LSB range	0x00	Red offset	Green register only for brightness cntl: +63/-64 LSB range
0x0C	0x00	Green offset		0x00	Green offset	
0x0D	0x00	Blue offset		0x00	Blue offset	
0x19	0x04	Red target code	Ground-clamped targets = 4	0x80	Red target code	Red, Blue targets = 128. Green target = 4
0x1A	0x04	Green target code		0x04	Green target	
0x1B	0x04	Blue target code		0x80	Blue target code	
0x1C	0x11	Values for proper operation		0x11	Values for proper operation	
0x1D	1*** **	Bit 7 = '1'. Enables auto-offset.		1*** **	Bit 7 = '1'. Enables auto-offset.	
0x1D	*0** **	Bit 6 = '0'. Continuous update		*0** **	Bit 6 = '0'. Continuous update	
0x1D	**10 01**	Bits 5:2: Values for proper operation		**10 01**	Bits 5:2: Values for proper operation	
0x1D	**** **xx	'00' - Update auto-offset every clamp '01' - Update every 16 clamps; '10' - Update every 64 clamps; '11' - Not Valid		**** **xx	'00' - Update auto-offset every clamp '01' - Update every 16 clamps; '10' - Update every 64 clamps; '11' - Not Valid	

