AD5560 FAQs

  • Created
  • Updated
Was this helpful?
  • AD5560: Gang Mode

    For Master FV and Slave FV ganging mode, what should be considered in its implementation? As stated in the Datasheet, “For current to be shared equally, there must be good matching between each of…
  • AD5560: Other FAQs

    When the /RESET pin is set to low level, SENSE PIN of AD5560 would consume about 2uA current. Will cause errors in system. How to optimize this error? As the AD5560 is in a pre-POR state because the…
  • AD5560: Power Supply

    What is the detailed Power Supply Sequencing of AD5560? AD5560 Power Supply Sequencing: AVss -> AVdd -> HCAVss -> HCAVdd -> DVcc It is considered a good engineering practice to always supply…
  • AD5560: Settling Time and Bandwidth

    What are the factors that affect settling time? There are two main factors that affect the settling time. First is the capacitance in the load (DUT). The larger the capacitance in the DUT, the longer…
  • AD5560: Stability and Compensation

    Will ganging mode help the DPS system accommodate >160uF load capacitance? No. The main loop is still controlled by the Master unit and will still obey its own compensation specifications. How…

Before You Switch


Switching languages will make ADI Explorer unavailable. Resume your session by switching back to English and reopening ADI Explorer.