groupUrl: https://ez.analog.com/audio/
Analog.com Analog Dialogue Wiki English
Analog.com Analog Dialogue Wiki 简体中文
EngineerZone
EngineerZone
  • Site
  • User
  • Site
  • Search
  • User
EngineerZone
EngineerZone
  • Log in
  • Site
  • Search
  • Log in
  • Home
  • Blogs ⌵
  • Browse ⌵
    • All Groups
    • All Members
  • Support ⌵
    • 3D ToF Depth Sensing
    • A2B
    • Aerospace and Defense (ADEF)
    • Amplifiers
    • Analog Microcontrollers
    • Analysis Control Evaluation (ACE) Software
    • Audio
    • Clock and Timing
    • Condition-Based Monitoring
    • Data Converters
    • Design Tools and Calculators
    • Direct Digital Synthesis (DDS)
    • Embedded Vision Sensing
    • Energy Monitoring and Metering
    • FPGA Reference Designs
    • Industrial Ethernet
    • Interface and Isolation
    • Low Power RF Transceivers
    • MEMS Inertial Sensors
    • Motor Control Hardware Platforms
    • Optical Sensing
    • Power Management
    • Precision Technology Signal Chains
    • Processors and DSP
    • Reference Circuits
    • RF and Microwave
    • Signal Chain Power (SCP)
    • Switches/Multiplexers
    • Temperature Sensors
    • Video
    • Wide Band RF Transceivers
    • Wireless Sensor Networks Reference Library
  • About EZ
  • More
  • Cancel
  • 主页
  • 浏览 ⌵
    • 收件箱
    • 个人设置
    • 会员
    • 专区列表
  • 论坛专区 ⌵
    • 放大器专区
    • 精密转换器专区
    • 音频专区
    • ADE电能计量专区
    • MEMS和传感器专区
    • 接口和隔离专区
    • Power 中文专区
    • ADUC微处理器专区
    • 锁相环专区
    • 开关和多路复用器专区
    • 温度传感器
    • 基准电压源专区
    • 资源库
    • 论坛使用指南
    • 技术支持参考库
    • 在线研讨会
    • 论坛社群活动
    • 论坛激励活动
  • More
  • Cancel
Audio
Audio
Documents ADAU1966: If using a direct MCLK can I leave LF and PLLVDD pins disconnected?
  • Q&A
  • Documents
  • Video/Images
  • Tags
  • Managers
  • More
  • Cancel
  • New
Audio requires membership for participation - click to join
  • +Documents
  • +AD1853: FAQ
  • +AD73322: FAQ
  • +AD73311: FAQ
  • +AD73360: FAQ
  • +32-bit Audio Converters: FAQ
  • +AD1835: FAQ
  • +AD1836: FAQ
  • +AD1836A: FAQ
  • +AD1845: FAQ
  • +AD1852: FAQ
  • +AD1854: FAQ
  • +AD1862: FAQ
  • +AD1871: FAQ
  • +AD1877: FAQ
  • +AD1881: FAQ
  • +AD1896: FAQ
  • +AD1937: FAQ
  • +ad1938: FAQ
  • +AD1939: FAQ
  • +AD193x: FAQ
  • +AD1955: FAQ
  • +ad1970: FAQ
  • +AD1974: FAQ
  • +AD1981: FAQ
  • +AD1986: FAQ
  • +AD1992: FAQ
  • +adau1381: FAQ
  • +ADAU1472: FAQ
  • +ADAU1761: FAQ
  • +ADAU1772: FAQ
  • -ADAU1966: FAQ
    • ADAU1966 maximum load current
    • ADAU1966: If using a direct MCLK can I leave LF and PLLVDD pins disconnected?
    • How to connect unused SDATA inputs on ADAU1966?
  • +ADMP441Z: FAQ
  • +ADMP504: FAQ
  • +CODEC: FAQ
  • +Digital Microphone: FAQ
  • +EVAL-MICT5818Z: FAQ
  • +HD Audio Codecs: FAQ
  • +MEMS mics: FAQ
  • +Power supplies, capacitors, and application schematics: FAQ
  • +REGEN and THERM: FAQ
  • +SigmaStudio: FAQ
  • +ssm2166: FAQ
  • +SSM2250: FAQ
  • +SSM2302: FAQ
  • +SSM2306: FAQ
  • +ssm2311: FAQ
  • +ssm2518: FAQ
  • +SSM2529: FAQ
  • +ssm2602: FAQ
  • +SSM2603: FAQ

ADAU1966: If using a direct MCLK can I leave LF and PLLVDD pins disconnected?

Q 

Regarding the PLL of ADAU1966, I intend to use a 48kHz FS with a
24.576MHz master clock. I can provide all the clocks to the ADAU1966.
Can I completely disable the internal PLL or do I still need to connect the
PLLVDD and LF circuits ?

 

A 

As you are providing a direct MCLK, the Loop Filter components are not required
so you do not need them. The PLLVDD however, involves interfacing inside the
part to other areas. I have asked the designers about this and they have
confirmed that the PLVDD is related to the direct clocking of the part by MCLK
and so you do need to apply power to the PLVDD pin at all times.

  • adau1966
  • Share
  • History
  • More
  • Cancel
Comments
Anonymous
  • Selvikavi
    Selvikavi over 4 years ago

    Hello Dave

     In the evaluation board(EVAL_ADAU1962A) in place of decoupling capacitors (10uF -5 nos &0.1uF- 6 nos(Analog), 10uF -3 nos &0.1uF- 3 nos(Digital).

    since there are space constraints for my board design.Kindly clarify whether these many capacitors are required else mention the minimum recommended value of decoupling capacitor required for Analog & Digital.

    • Cancel
    • Vote Up 0 Vote Down
    • Reply
    • More
    • Cancel
  • Selvikavi
    Selvikavi over 4 years ago

    Thanks for quick reply,

    Yes i am considering RFI/EMI emission.that's what  i asked you how to terminate that LF pin.Kindly give the any suggestion.

    • Cancel
    • Vote Up 0 Vote Down
    • Reply
    • More
    • Cancel
  • DaveThib
    DaveThib over 4 years ago

    Hello Selvikavi,

    1) You can leave the LF pin floating. I suggest you power down the PLL in the Block Power-Down AND Thermal Sensor Control 1 Register.

    If you have to terminate all pins for RFI/EMI reasons then ask this question again and I will talk to the PLL designer about it.

    2) Thank you for pointing this out. The Theory of operation is correct but the translation from Vrms to Vp-p in the specifications is not correct. It is showing the Vp value. To calculate the peak-to-peak value you multiply the RMS values by 2.828. So it should be the following:

    Differential = 2Vrms = 5.66Vp-p

    Single Ended = 1Vrms = 2.83Vp-p

    I will have to submit a new revision to correct this. It is the same in the ADAU1962A datasheet.

    Thanks,

    Dave T

    • Cancel
    • Vote Up 0 Vote Down
    • Reply
    • More
    • Cancel
  • Selvikavi
    Selvikavi over 4 years ago
    Hi,
     
    1.I am using ADAU1966A Audio DAC in slave mode. MASTER CLOCK is driven from FPGA, So the LF pin is unconnected. kindly suggest how to terminate the LF pin.
    2. In theory of operation of ADAU1966A, it is stated that Each audio pin swings ±1.42V but In specification of Full-Scale Single-Ended Output Voltage says 1.41V (Vp-p). Kindly clarify what will be the voltage swing in single ended and differential.
     
    • Cancel
    • Vote Up 0 Vote Down
    • Reply
    • More
    • Cancel
Related
 
社交网络
快速链接
  • 关于ADI
  • Partners
  • 模拟对话
  • 职业
  • 联系我们
  • 投资信息
  • 新闻中心
  • 质量和可靠性
  • 办事处与代理商
  • Analog Garage
语言
  • English
  • 简体中文
  • 日本語
  • Руccкий
电子快讯

欲获得最新ADI产品、设计工具、培训与活动的相关新闻与文章,请从我们的在线快讯中选出您感兴趣的产品类别,每月或每季度都会发送至您的收件箱。

订阅
Switch to mobile view
Analog Logo
© 1995 - 2022 Analog Devices, Inc. All Rights Reserved 沪ICP备09046653号-1
  • ©
  • 1995 - 2022 Analog Devices, Inc. All Rights Reserved
  • 沪ICP备09046653号-1
  • 网站地图
  • 隐私和保密政策
  • 隐私设置
  • 使用条款
 
Social
Quick Links
  • About ADI
  • Partners
  • Analog Dialogue
  • Careers
  • Contact us
  • Investor Relations
  • News Room
  • Quality & Reliability
  • Sales & Distribution
  • Analog Garage
Languages
  • English
  • 简体中文
  • 日本語
  • Руccкий
Newsletters

Interested in the latest news and articles about ADI products, design tools, training and events? Choose from one of our 12 newsletters that match your product area of interest, delivered monthly or quarterly to your inbox.

Sign Up
Switch to mobile view
Analog Logo
© 1995 - 2022 Analog Devices, Inc. All Rights Reserved 沪ICP备09046653号-1
  • ©
  • 1995 - 2022 Analog Devices, Inc. All Rights Reserved
  • 沪ICP备09046653号-1
  • Sitemap
  • Privacy & Security
  • Privacy Settings
  • Terms of use
EngineerZone Uses cookies to ensure you get the best experience in our community. For more information on cookies, please read our Privacy & Security Statement.