Locale Icon
English
  • Forums

    Popular Forums

    • LTspice
    • Video
    • Power Management
    • RF & Microwave
    • Precision ADCs
    • FPGA Reference Designs

    Product Forums

    • Amplifiers
    • Clocks & Timers
    • Data Converters
    • Direct Digital Synthesis (DDS)
    • Energy
    • Interface and Isolation
    • MEMS Inertial Sensors
    • Power Management
    • Processors & DSP
    • Processors & Microcontrollers
    • Switches & Multiplexers
    • Sensors
    • Voltage References
    View All

    Application Forums

    • A2B Audio Bus
    • Audio
    • Automated Test Equipment (ATE)
    • Condition-Based Monitoring
    • Depth, Perception & Ranging Technologies
    • LiDAR Solutions
    • Motor Control Hardware Platforms
    • Speech Processing Solutions
    • Video

    Design Center Forums

    • ACE Evaluation Software
    • ADEF System Platforms
    • Design Tools & Calculators
    • FPGA Reference Designs
    • Linux Software Drivers
    • Microcontroller no-OS Drivers
    • Precision Studio
    • Power Studio Designer
    • Power Studio Planner
    • Reference Designs
    • Robot Operating System (ROS) SDK
    • Signal Chain Designer
    • Software Interface Tools
  • Learn

    Highlighted Webinar

    Power Integrity for High Performance Measurement Systems

    Increasing data rates driven by AI workloads and the evolution from 5G to emerging 6G standards are placing new demands on electronic test and measurement...

    Places

    • ADI Academy
    • ADI Webinars
    • EZ Blogs
    • Video Annex
    • Virtual Classroom

    Libraries

    • 3D ToF Depth Sensing Library
    • Continuous-Wave CMOS Time of Flight (TOF) Library
    • Embedded Vision Sensing Library
    • Gigabit Multimedia Serial Link (GMSL) Library
    • Optical Sensing Library
    • Other Products Library
    • Precision Technology Signal Chains Library
    • Software Modules and SDKs Library
    • Supervisory Circuits Library
    • Wireless Sensor Networks Library

    Upcoming Learning & Events

    • Humanoid Robotics: Deterministic Motion Control & Edge AI Systems
    View All Webinars
  • Community Hub

    Challenge Yourself!

      KCC Quizzes AQQ302 about Bang Gap Reference Generation

      1.Quote of the month: "People Who Say They Sleep Like a Baby usually don't have one" - unknown 2. New quiz AQQ302 about Band Gap Reference Voltage...

    View All

    What's Brewing

      Read the Blog:  Simplified I/O: One Chip, Flexible Voltage Output, Take this Quiz for Another Chance to Win a Gift Card!

      Important: Read the blog first . The quiz questions are all based on the content of the blog: Simplified I/O: One Chip, Flexible Voltage Outpu...

    View All

    Places

    • Community Help
    • Analog Dialogue Quiz
    • Logic Lounge
    • Super User Program

    Resources

    • EZ Code of Conduct
    • EZ How To Help Articles
    • Getting Started Guide
    • ADI: Words Matter
    • Community Help Videos
    View All
  • ContentZone

    Visit ContentZone

    Search content by industry or technology.
    • Blogs
    • Technical Articles
    • Tutorials
    • Videos
    • Webinars
    Your ADI content all in one place.
    View ContentZone

    The Latest Read

    JESD204 Bring-Up: From Link-Up to Data Integrity

    This blog presents a structured bring-up methodology for the ZCU102 + ADRV9009 platform, stepping through each initialization phase in sequence and identifying...

    New Release

    Signal Chain Designer: DC Error Simulation
    Signal Chain Designer: DC Error Simulation

    This video covers the DC error calculation capabilities of Signal Chain Designer. DC error is unique in that often requires calibration and has so many...

    Recent Technical Insights

    Latest Technical Article from Analog.com
    Game of DronesPart 1: How IMU Navigation Architectures Make or Break a Drone

    This article explains why industrial-grade UAVs require fundamentally different architectures than consumer drones. It highlights the need for inertial...

EngineerZone
EngineerZone
Audio
  • Log In
  • User
  • Site
  • Search
OR
Ask a Question
Audio
Audio
Documents ADAU1860-1: Installing Tools for Xtensa Xplorer
  • Q&A
  • FAQs/Docs
  • Members
  • Tags
  • Cancel

Products Mentioned

ADAU1860 Recommended for New Designs
The ADAU1860/ADAU1860-1 are codecs with three inputs and one output that incorporate two digital signal processors (DSPs). The path from the analog input...
Datasheet
ADAU1860 on Analog.com

  • +Documents
  • +AD1853: FAQ
  • +AD73322: FAQ
  • +AD73311: FAQ
  • +AD73360: FAQ
  • EVAL-SSM2518Z evaluation board documentation and DLL for I2C control
  • Gerber files for Eval board
  • Whether it is pin compatible with TI TPA2010, On-Semi NCP2820?
  • +32-bit Audio Converters: FAQ
  • +AD1835: FAQ
  • +AD1836: FAQ
  • +AD1836A: FAQ
  • +AD1845: FAQ
  • +AD1852: FAQ
  • +AD1854: FAQ
  • +AD1862: FAQ
  • +AD1871: FAQ
  • +AD1877: FAQ
  • +AD1881: FAQ
  • +AD1896: FAQ
  • +AD1937: FAQ
  • +ad1938: FAQ
  • +AD1939: FAQ
  • +AD193x: FAQ
  • +AD1955: FAQ
  • +ad1970: FAQ
  • +AD1974: FAQ
  • +AD1981: FAQ
  • +AD1986: FAQ
  • +AD1992: FAQ
  • +adau1381: FAQ
  • +ADAU1472: FAQ
  • +ADAU1761: FAQ
  • +ADAU1772: FAQ
  • -ADAU1860-1: FAQ
    • ADAU1860-1: Using SDK to configure Audio Path
    • ADAU1860-1: Changing Master Clock avoiding audio glitches
    • ADAU1860-1: Understanding Priorities in ADAU1860 with XEA2
    • ADAU1860-1: Setting an Interrupt on ADAU1860.
    • ADAU1860-1: Installing Tools for Xtensa Xplorer
    • ADAU1860-1: Moving audio data to Hifi3z Core Sample by Sample
    • ADAU1860-1: Moving Data to Hifi3z Block Based
  • +ADAU1966: FAQ
  • +ADMP441Z: FAQ
  • +ADMP504: FAQ
  • +CODEC: FAQ
  • +Digital Microphone: FAQ
  • +DS4420: FAQ
  • +EVAL-MICT5818Z: FAQ
  • +HD Audio Codecs: FAQ
  • MAX4063: FAQ
  • +MAX4063ETE+: FAQ
  • +MAX4364ESA+: FAQ
  • +MAX4409ETP+: FAQ
  • +MAX4466EUK: FAQ
  • +MAX4469EKA+: FAQ
  • +MAX5407: FAQ
  • +MAX9709EVKIT: FAQ
  • +MAX9720AEUE+: FAQ
  • +MAX97220AETE+: FAQ
  • MAX9722A: FAQ
  • +MAX9722AETE+: FAQ
  • +MAX9723: FAQ
  • +MAX9730ETI+: FAQ
  • MAX9737ETG+: FAQ
  • +MAX9737ETG+T: FAQ
  • +MAX9738EWP+G45: FAQ
  • +MAX9742ETX+: FAQ
  • MAX9744: FAQ
  • +MAX9744ETH+: FAQ
  • +MAX9759: FAQ
  • +MAX9768BETG+T: FAQ
  • +MAX9788ETI+: FAQ
  • MAX9814: FAQ
  • +MAX9814EBC+T: FAQ
  • +MAX9814ETD+T: FAQ
  • +MAX98300: FAQ
  • +MAX98306ETD+: FAQ
  • MAX98307: FAQ
  • +MAX98307ETE+: FAQ
  • +MAX98307ETE/V+: FAQ
  • MAX98357A: FAQ
  • +MAX98357ADEV#TQFN: FAQ
  • MAX98357AETE+: FAQ
  • +MAX98357AETE+T: FAQ
  • +MAX98357AEWL+T: FAQ
  • +MAX98357BETE+: FAQ
  • +MAX98358EVSYS#WLP: FAQ
  • +MAX98360AENL+T: FAQ
  • +MAX98365AEWC+: FAQ
  • MAX98372: FAQ
  • +MAX98372ETJ+: FAQ
  • +MAX98374EFF+: FAQ
  • +MAX98380: FAQ
  • +MAX98390CEWX+T: FAQ
  • +MAX98390EVSYS#: FAQ
  • MAX98390EWX+: FAQ
  • +MAX98390EWX+T: FAQ
  • +MAX98395EVSYS#: FAQ
  • +MAX98395EWG+: FAQ
  • +MAX98396EVSYS#: FAQ
  • +MAX98396EWB+: FAQ
  • +MAX98400BETG+: FAQ
  • +MAX98500EWE+: FAQ
  • +MAX9850EVKIT#: FAQ
  • +MAX98927EWX+: FAQ
  • +MEMS mics: FAQ
  • +Power supplies, capacitors, and application schematics: FAQ
  • REGEN and THERM: FAQ
  • +SigmaStudio: FAQ
  • +ssm2166: FAQ
  • +SSM2250: FAQ
  • +SSM2302: FAQ
  • +SSM2306: FAQ
  • ssm2311: FAQ
  • +SSM2315: FAQ
  • +SSM2380: FAQ
  • ssm2518: FAQ
  • +SSM2529: FAQ
  • +ssm2602: FAQ
  • +SSM2603: FAQ
  • +SSM3302: FAQ

ADAU1860-1: Installing Tools for Xtensa Xplorer

Introduction

This page is a quick start guide to program and debug on the ADAU1860 evaluation board platform. Here is a summary of what is included in this document:

  • Xtensa tool installation on Windows Platform
  • Connecting JTAG probe hardware to the evaluation platform
  • Building programs
  • Linker support Packages
  • Downloading and executing examples provided

  

Xtensa Tool Installation

Hardware requirements.

Windows host computer is required to run the following software:

  • Xtensa IDE (xplorer)
  • Xtensa XCOD (xtensa on chip debug) daemon

If you want to use ADAU1860 hardware, then the following components are also required:

  • Hardware to drive the JTAG debug interface (e.g. mIDAS-Link)
  • ADAU1860 Evaluation Board Platform
  • Mini USB Cable

Tools install Package and SW Requirements.

Core Configuration

Those files can be obtained on https://tensilicatools.com/.

RI_2022.10 → hifi3z_lark_RI_2022_10_win32_redist.tgz

SDK

Please find latest SDK version from https://www.analog.com/en/products/adau1860.html#product-requirement

Xtensa Tools

This userguide has been tested using Xtensa Xplorer version 9.0.20, Xtensa on chip debug (XOCD) 15.03 and build tools RI_2022.10. Those files can be obtained on https://tensilicatools.com/.

Installing ADAU1860 Core Configuration

  • Click on File | New | Xtensa configuration
  • Select “Install a new build from downloaded bundle as the new configuration”.

  • Browse to the downloaded core configuration based on the build tools installed.
  • Select *_win32_redist.tgz for file type.

  • Press “Add Build” button and “Finish”.

 

Linker Support Packages (LSPs)

A linker support package (LSP) specifies object files to pull into an executable using a specific memory map and is used as a convenient short-hand for telling the linker what it needs for a particular target environment. Thus, an LSP ties together components that may need to be adapted as an Xtensa processor is used in different systems, including various portions of the Xtensa software development kit.

The gdbio LSP is used to build an application to be executed on a target controlled using an Xtensa debugger and the Xtensa OCD Daemon. It interacts with the debugger to route all file and console I/O, as well as a few other system calls, to the host running the debugger. The C library’s standard input and output go to the debugger’s console.

User can define a custom LSP based on gdbio according to customer’s system, here are steps for define customer LSP:

  • Copy gdbio LSP provided to desired target path. It can be found on any of the example projects available on the different FAQ pages.
  • Modify memmap.xmm settings if required.
  • Run “.bat” files attached based on the build tools you plan to use.

 

 

Configure Xtensa On Chip Debug

This chapter covers the following topics related to configure Xtensa on chip debug.

  • Configuring the On-Chip debug.
  • Check XOCD communication.

It is important to highlight that in order to have Xtensa Xplorer communicating with Hifi3z in ADAU1860. It is important that before powering the board P26 (Self_Boot) and P23 (Rom_Boot) needs to be placed in High position. It is also possible to enable the communication if Power & Clock registers have been configured previously.

 

Configuring Xtensa On Chip Debug (XOCD)

Here are steps for configuring Xtensa On Chip Debug (XOCD) and making a connection to the XOCD Manager: Before that it is important to highlight that selfboot jumper must be set on high prior to power the board so the HifiCore it is initialize by default.

  • Open the Debug Configuration Editor by selecting the menu "Debug->Debug Configurations…" as shown in next figure.

  • Create a new Xtensa On Chip Debug configuration as shown in next figure

  • Check the box "Use OCD Manager". The "Host name" should be "local host", which is the default. The "XOCD Manager Port" should be 20900, which is the default.

  • Rename the new configuration as you wish.

J-Link (USB) for XOCD / GDB Server Communication

Select JTAG Probe by pressing dropdown list and select J-Link (USB), the default JTAG probe speed for communication between the XOCD daemon and the GDB server is 10000000. Please input USB serial number based on your J-Link hardware S/N.

Diagnose XOCD Server Communication

  • Click “Diagnose…”
  • Check the box “Advance Diagnostic”
  • Click "Query" and wait diagnostic finished, XCOD is working if the log as show in next figure.

 

Import Project / Workspace

Import project

If the project already exits, we can import it to workspace, here are the steps to import project.

  • Open the import menu by selecting the menu “File -> Import…”
  • Select “General -> Existing Projects into Workspace” and click on “Next”.

  • Browse and select the folder that contains the project

 

  • Click on “Finish”

 

Import Workspace

If a workspace file was already generated, it can be imported.

  • Open the import menu by selecting the menu “File -> Import…”
  • Select “Xtensa Xplorer -> Import Xtensa Xplorer Workspace” and click on “Next”.
  • Browse and select the folder that contains the workspace.

 

  • Select the project and click on “Finish”.

 

Running Example on the Evaluation Board

This chapter covers the following topics:

  • Configuring the target project and core configuration.
  • Compiling and download the program.

Project configuration

  • First select the project.

  • Then configure the core configuration. In the snapshot attached is using the latest core configuration, but depending on the build tools you might need to use different core configuration.

  • Go to debug and click on “Modifiy" to change the LSP files.

  • The workspace shared already points to the correct path to the LSP files, but if you have different LSP files to use, browse to the correct folder

Compiling and downloading

  • First click on “build active” to get the code compiled.

  • Once the code it is compiled, you can click on debug.

  • Finally click on yes to download the code into the core.

Tags: ADAU1860-1 processors and dsp Integrated/Special Purpose A/D Converters Processors and Microcontrollers adau1860 Audio CODECs Show More
  • Share
  • History
  • More
  • Cancel
 
Related Content
  • ADAU1860-1: FAQ
    EngineerZone
    Getting started with ADAU1860-1 HW Requirements: ADAU186xEV Kit ADAU186xEVB USB-A to USB-A Micro cable mIDAS Link – Debugger USB-A to USB-B Cable SW Requirements For FDSP...
  • ADAU1860 "Lark Core" configuration for Windows Xtensa Tools
    fgonzalez
    Hi there, I have a ADAU1860 evaluating board and I was be able to configure it and use of FDSP. Now I wanted to use the Tensilica HiFi 3z DSP that is on ADAU1860 chip. I have Xtensa Xplorer IDE installed...
  • ADAU1860-1: Moving Data to Hifi3z Block Based
    JoseDiaz
    Disclaimer : The code and project was tested with the following versions of the sw: Xtensa Xplorer 9.0.20 Xtensa OCD 15.03 Core Configuration: hifi3z_lark_RI_2022_10 Xtensa Build Tools: RI 2022_10...
 
Related Content
  • ADAU1860-1: FAQ
    EngineerZone
    Getting started with ADAU1860-1 HW Requirements: ADAU186xEV Kit ADAU186xEVB USB-A to USB-A Micro cable mIDAS Link – Debugger USB-A to USB-B Cable SW Requirements For FDSP...
  • ADAU1860 "Lark Core" configuration for Windows Xtensa Tools
    fgonzalez
    Hi there, I have a ADAU1860 evaluating board and I was be able to configure it and use of FDSP. Now I wanted to use the Tensilica HiFi 3z DSP that is on ADAU1860 chip. I have Xtensa Xplorer IDE installed...
  • ADAU1860-1: Moving Data to Hifi3z Block Based
    JoseDiaz
    Disclaimer : The code and project was tested with the following versions of the sw: Xtensa Xplorer 9.0.20 Xtensa OCD 15.03 Core Configuration: hifi3z_lark_RI_2022_10 Xtensa Build Tools: RI 2022_10...
analog-devices logo

About Analog Devices

  • Who We Are
  • Careers
  • Newsroom
  • What We Do (Signals+)
  • Investor RelationsExternalLink
  • Quality & Reliability
  • Sales and Distribution
  • What's New on Analog.com
  • Contact Us

Find Help

  • Support
  • Resources
  • WikiExternalLink
  • Analog Dialogue
  • ADI Developer PortalExternalLink

myAnalog

Interested in the latest news and articles about ADI products, design tools, training, and events?

Go to myAnalog
  • Instagram page
  • Twitter page
  • Linkedin page
  • Youtube page
  • Facebook
  • Legal and Risk
  • Accessibility
  • Privacy Policy
  • Privacy Settings
  • Cookie Settings

©2026 Analog Devices, Inc. All Rights Reserved

analog-devices

About Analog Devices

Down Up
  • Who We Are
  • Careers
  • Newsroom
  • What We Do (Signals+)
  • Investor RelationsExternalLink
  • Quality & Reliability
  • Sales and Distribution
  • What's New on Analog.com
  • Contact Us

Find Help

Down Up
  • Support
  • Resources
  • WikiExternalLink
  • Analog Dialogue
  • ADI Developer PortalExternalLink

myAnalog

Interested in the latest news and articles about ADI products, design tools, training, and events?

Go to myAnalog
Instagram page Facebook Twitter page Linkedin page Youtube page
  • Legal and Risk
  • Accessibility
  • Privacy Policy
  • Privacy Settings
  • Cookie Settings

©2026 Analog Devices, Inc. All Rights Reserved