AD1896: Configuration

Q Please I would like to know how to configure the AD1896 to convert the incoming 44.1khz sample rate to 192khz. I use an CS8416 as receiver and a CS43122 as AD converter. A The AD1896 can be used with a 192kHz output in slave mode, it cannot be used with a 192kHz output in master mode. The following notes should clarify. The maximum master clk frequency at which the AD1895/AD1896 is guaranteed to run at is 30Mhz. The master clock has to be at least 144 times greater than the maximum input or output sample rate (datasheet value of 138 is incorrect and will be revised). In addition, when operating one of the ports in master mode, the AD1895/AD1896 requires an fs x 256, fs x 512, or fs x 768 master clk. It is NOT possible to run the AD1895 or AD1896 in master mode at 192 kHz as the master clock would have to be ~49 MHz, which is higher than the maximum clock rate of 30 MHz. The master clock for the AD1896 in slave mode is independent of and asynchronous to the input and output rates. As the datasheet implies, only one port can be a master, while the other has to be a slave, alternatively both ports can be slaves.

English

Forums
Popular Forums
Product Forums
View All
Application Forums
Design Center Forums
Learn
Highlighted Webinar

Fast-Track Certification: Leveraging IC Safety App Notes for Functional Safety Designs
Stop guessing, start certifying. Learn how to use IC safety application notes to streamline your FMEDA and meet IEC 61508 and ISO 13849 standards with...
Places
Libraries
Community Hub
Challenge Yourself!
View All
What's Brewing
View All
Places
Resources
View All
ContentZone
Visit ContentZone
Search content by industry or technology.

Blogs

Technical Articles

Tutorials

Videos

Webinars

Your ADI content all in one place.
View ContentZone
The Latest Read

SMPS Design Secrets: Master DCM and CCM Modes Today
Power supplies are the unsung heroes of electronic devices, ensuring precise, stable DC voltages reach your circuits. But the magic behind these workhorses...

New Release

Signal Chain Designer: DC Error Simulation
This video covers the DC error calculation capabilities of Signal Chain Designer. DC error is unique in that often requires calibration and has so many...

Recent Technical Insights

Phase Sync in Digital Phased Arrays Through Direct RF SamplingPart 1: The Basics
This article presents a methodology to synchronize multiple modular circuit boards, equipped with high speed data converters, to build a concept of a scalable...

EngineerZone

Audio

Log In

User
Site
Search

OR

Ask a Question

Audio

Documents AD1896: FAQ

Q&A
FAQs/Docs
Members
Sub-Groups
Tags
Cancel

Products Mentioned

AD1896 Production
The AD1896 is a sample rate converter; it is second generation and 24-bit, high-performance, single-chip, and asynchronous. Based upon Analog Devices experience...
Datasheet
AD1896 on Analog.com