KCC's Quizzes AQQ304 - A pure logic
1. Quote of the month: "I am not lazy, I'm just in energy-saving mode" - unknown
2. Quiz AQQ304 about finding a pure logic puzzle
Mike is looking at Anne, but Anne is looking at Paul.
Mike is married, but Paul is not.
Question:
Is a married
View All
September Monthly Blog Quiz! Read the blog, take the quiz, and you could win a gift card
Quiz: How Well Do You Know Adaptive Power Switching?
Is your I/O module overheating? The AD74416H's Adaptive Power Switching (APS) can cut heat dissipation by up to 40% — but how well do you really understand how it works?
Read the blog first: Cooling
View All
MAX9867
Production
The MAX9867 is an ultra-low power stereo audio codec designed for portable consumer devices such as mobile phones and portable gaming consoles.
The device...
Datasheet
MAX9867 on Analog.com
MAX78000
Production
Artificial intelligence (AI) requires extreme computational horsepower, but Maxim is cutting the power cord from AI insights. The MAX78000 is a new breed...
Datasheet
MAX78000 on Analog.com
I am using the MAX9867 on the MAX78000 FTHR board and want to configure the codec as a slave. At the moment I am testing the sending of audio data from the MAX78000 and I can see the correct I2S data output on a testpoint on the board, but I dont get any output of the codec. Therefore I believe that I am not configuring the codec correctly. In the clock control registers I enabled the PLL and in the power management registers I have enabled the two DACs. Is there anything else to be configured, in order to get an output?
stephenv - Moved from Other Products (EN) to Audio. Post date updated from Tuesday, July 30, 2024 4:02 PM UTC to Tuesday, February 3, 2026 9:08 PM UTC to reflect the move.
stephenv - Moved from Other Products (EN) to Audio. Post date updated from Tuesday, February 3, 2026 9:08 PM UTC to Tuesday, February 3, 2026 9:08 PM UTC to reflect the move.
Hello, NZorbach,
There aren't a lot of control registers for this device, so hopefully we can get you up and running quickly.
The system clock register (0x05) needs to be set properly to start. Make sure that the PSCLK bits are set properly for the MCLK frequency that you're using. Do not worry about the FREQ bits now.
To make the device easier to set up initially, set the Stereo Audio Clock Control registers to PLL mode, or 0x8000. Once you have your application working, you can see if setting NI values can improve performance.
For typical I2S mode, the Interface Modes should be set for the following values:
0x08 = 0x10
0x09 = 0x00
Finally, the System Management register (0x17) should be set to 0x8C.
If this doesn't work for you, please let me know and we can try to figure out what the problem may be.
Regards,
Ed
Hi Ed,
thank you for your quick reply. It was very helpful. I got the codec working now:)
That is great news!
If you have any further questions, I will be happy to answer them.
Ed