Post Go back to editing

ADMP421 bias in output signal.

I am working with the ADMP421 MEMS microphone and the ADAU1761. I am also using the ADAU1761 as a codec for an extenal microphone. When the system is configured for the external microphone, there is a zero bias on the output and the high frequency content of the sound is easily picked up. However, when I configure the system for the ADMP421 microphone, I am seeing a very large positive bias on the output, (~15% of the output range). Also, I am not hearing much of the high frequency content of the sound. Is there a setting in SigmaStudio that could be causing this? My company had some problems with the original pad layout suggested for the ADMP421. Could this be a factor in producing the bias I am seeing?

Parents
  • If you are getting an output from the ADMP421 microphone through the ADAU1761, then the problem is likely not caused by soldering or the pad layout.

    When you say that you are also using an "external microphone", do you mean an analog mic connected to the ADAU1761's analog inputs? The ADMP421's digital output does have a small dc bias introduced by the modulator. This is deliberately included to prevent modulator idle tones and it's expected that this dc bias will be removed in the codec. The ADAU1761's ADCs have a high pass filter at 2 Hz (for fs = 48 kHz) and I believe that filter is in the signal path for both the analog and PDM inputs (I'll try to confirm that tomorrow). Do you have this high-pass filter enabled in your design?

Reply
  • If you are getting an output from the ADMP421 microphone through the ADAU1761, then the problem is likely not caused by soldering or the pad layout.

    When you say that you are also using an "external microphone", do you mean an analog mic connected to the ADAU1761's analog inputs? The ADMP421's digital output does have a small dc bias introduced by the modulator. This is deliberately included to prevent modulator idle tones and it's expected that this dc bias will be removed in the codec. The ADAU1761's ADCs have a high pass filter at 2 Hz (for fs = 48 kHz) and I believe that filter is in the signal path for both the analog and PDM inputs (I'll try to confirm that tomorrow). Do you have this high-pass filter enabled in your design?

Children
No Data

Before You Switch


Switching languages will make ADI Explorer unavailable. Resume your session by switching back to English and reopening ADI Explorer.