groupUrl: https://ez.analog.com/analog-microcontrollers/arm7-core-products/
Analog.com Analog Dialogue Wiki English
Analog.com Analog Dialogue Wiki 简体中文
EngineerZone
EngineerZone
  • Site
  • User
  • Site
  • Search
  • User
EngineerZone
EngineerZone
  • Log in
  • Site
  • Search
  • Log in
  • Home
  • Blogs ⌵
    • EZ Spotlight
    • The Engineering Mind
  • Browse ⌵
    • All Groups
    • All Members
  • Support ⌵
    • 3D ToF Depth Sensing
    • A2B
    • Aerospace and Defense (ADEF)
    • Amplifiers
    • Analog Microcontrollers
    • Analysis Control Evaluation (ACE) Software
    • Audio
    • Clock and Timing
    • Condition-Based Monitoring
    • Data Converters
    • Design Tools and Calculators
    • Direct Digital Synthesis (DDS)
    • Embedded Vision Sensing
    • Energy Monitoring and Metering
    • FPGA Reference Designs
    • Industrial Ethernet
    • Interface and Isolation
    • Low Power RF Transceivers
    • MEMS Inertial Sensors
    • Motor Control Hardware Platforms
    • Optical Sensing
    • Power Management
    • Precision Technology Signal Chains
    • Processors and DSP
    • Reference Designs
    • RF and Microwave
    • Signal Chain Power (SCP)
    • Switches/Multiplexers
    • Temperature Sensors
    • Video
    • Wide Band RF Transceivers
    • Wireless Sensor Networks Reference Library
  • About EZ
  • More
  • Cancel
  • 主页
  • 浏览 ⌵
    • 收件箱
    • 个人设置
    • 会员
    • 专区列表
  • 论坛专区 ⌵
    • 放大器专区
    • 精密转换器专区
    • 音频专区
    • ADE电能计量专区
    • MEMS和传感器专区
    • 接口和隔离专区
    • Power 中文专区
    • ADUC微处理器专区
    • 锁相环专区
    • 开关和多路复用器专区
    • 温度传感器
    • 基准电压源专区
    • 资源库
    • 论坛使用指南
    • 技术支持参考库
    • 在线研讨会
    • 论坛社群活动
    • 论坛激励活动
  • More
  • Cancel
ARM7 Core Products
  • Analog Microcontrollers
ARM7 Core Products
Documents ADC inputs on ADuC7060
  • Q&A
  • Documents
  • File Uploads
  • Tags
  • Managers
  • More
  • Cancel
  • New
ARM7 Core Products requires membership for participation - click to join
  • Documents
  • ARM7 Core Products Space Description
  • +ADuC General: FAQ
  • +ADuC7020: FAQ
  • +ADuC7021: FAQ
  • +ADuC7023: FAQ
  • +ADUC7026: FAQ
  • +ADuC702x: FAQ
  • +ADuC7033: FAQ
  • -ADuC7060: FAQ
    • ADC inputs on ADuC7060
    • ADuC7060 Product life cycle
    • BSDL Files
    • Difference between ADUC7060 and ADUC7061?
    • Max baudrate on ADuC7060
    • SPI Communication Issue
    • Unable to read ADC of ADuC7060
  • +ADuC7061: FAQ
  • +ADuC70xy: FAQ
  • +ADuC7126: FAQ
  • +ADuC7xxx: FAQ
  • +I2C: FAQ

ADC inputs on ADuC7060

Q 

Am analysing a 3rd-party design to try to understand behaviour and to assist in
rework. The design works very close to (& sometimes under) the 0.1V minimum
input for buffered ADC inputs. Can you please:
a) confirm that the VREF+/VREF- inputs are not buffered or subject to these
limits;
b) if I set ADC0CH[3:0] to  0011, can I measure this reference voltage? Do I
need to set ADC0REF[1:0] to 11 as well to ensure I measure it w.r.t. a separate
reference?
c) I have the block schematic of the ADC stage from the 'Engineering Zone'
discussions, but would like to understand in more detail exactly where the
input limits arise. Do you have a more detailed diagram - or ideally a spice
model - which could help explain? Is the limitation input or Op-Amp output
driving? What is the gain of the initial buffer stage, and are all the OpAmp
stages (including the differential output amp) subject to the limitations? One
of the measurement modes has a differential input close to the 0.1V limit with
little voltage between the inputs (is the minimum 0.5V VCM only to ensure that
the full range is available on the input, or does it imply an additional
limitation to ensure, for example, that an interim gain stage doesn't limit)?

 

A 

a) There are no buffers on the VREF+/- inputs. Therefore the input limits don’t
apply however, you should note the larger input current (>1uA) because there is
no input buffers.

b) Yes, it is valid to select the reference as the input channel to the ADC.
The input measured is the reference selected by ADC0REF bits, so the ADC should
report a result close to full-scale

c) We don’t have a Spice model – see appended picture from design spec for more
details.

Is the limitation input or Op-Amp output driving?
The limit is due the buffer connected to the output of the PGA not being fully
rail-to-rail

What is the gain of the initial buffer stage, and are all the OpAmp stages
(including the differential output amp) subject to the limitations?
In front of the PGA, there are pre-charge buffers that are unity gain. The only
gain applied is in stages 1 and 2 of the PGA. The buffer between the PGA and
modulator is also unity gain.

One of the measurement modes has a differential input close to the 0.1V limit
with little voltage between the inputs (is the minimum 0.5V VCM only to ensure
that the full range is available on the input, or does it imply an additional
limitation to ensure, for example, that an interim gain stage doesn't limit)?
Yes, the Vcm should be configured to ensure the gain stages of the PGA don’t
limit. If they set Vcm to 850mV or a similar value, they are assured the full
PGA output is valid.

Attachments:
  • aduc7x
  • aduc7060
  • aduc7xxx
  • Share
  • History
  • More
  • Cancel
Comments
Anonymous
Related
 
社交网络
快速链接
  • 关于ADI
  • Partners
  • 模拟对话
  • 职业
  • 联系我们
  • 投资信息
  • 新闻中心
  • 质量和可靠性
  • 办事处与代理商
  • Analog Garage
语言
  • English
  • 简体中文
  • 日本語
  • Руccкий
电子快讯

欲获得最新ADI产品、设计工具、培训与活动的相关新闻与文章,请从我们的在线快讯中选出您感兴趣的产品类别,每月或每季度都会发送至您的收件箱。

订阅
Switch to mobile view
Analog Logo
© 1995 - 2022 Analog Devices, Inc. All Rights Reserved 沪ICP备09046653号-1
  • ©
  • 1995 - 2022 Analog Devices, Inc. All Rights Reserved
  • 沪ICP备09046653号-1
  • 网站地图
  • 隐私和保密政策
  • 隐私设置
  • 使用条款
 
Social
Quick Links
  • About ADI
  • Partners
  • Analog Dialogue
  • Careers
  • Contact us
  • Investor Relations
  • News Room
  • Quality & Reliability
  • Sales & Distribution
  • Analog Garage
Languages
  • English
  • 简体中文
  • 日本語
  • Руccкий
Newsletters

Interested in the latest news and articles about ADI products, design tools, training and events? Choose from one of our 12 newsletters that match your product area of interest, delivered monthly or quarterly to your inbox.

Sign Up
Switch to mobile view
Analog Logo
© 1995 - 2022 Analog Devices, Inc. All Rights Reserved 沪ICP备09046653号-1
  • ©
  • 1995 - 2022 Analog Devices, Inc. All Rights Reserved
  • 沪ICP备09046653号-1
  • Sitemap
  • Privacy & Security
  • Privacy Settings
  • Terms of use
EngineerZone Uses cookies to ensure you get the best experience in our community. For more information on cookies, please read our Privacy & Security Statement.