ADuC7023,Reduce the chip frequency will have any effects on I2C communication?

In use ADuC7023 chip as slave, there is the I2C communication unstable phenomenon.
Please help to confirm:
 
1. ADuC7023 in 10.44 MHz kernel clock frequency(POWCON0) as slave whether support the I2C standard mode (100 kHz) communications?
2. Reduce the chip frequency will have any effects on I2C communication?

Parents Reply Children
No Data