Post Go back to editing

AD633 output offset voltage


 I am FAE in Japanese distributor.

Our customer produces his product using AD633.

He is calibrating AD633 at Vs+=15V, Vs-=-15V, X1=0V, X2=0V, Y1=2.5V, Y2=0V.

After the calibration, he test AD633 the condition is followings.

Vs+=15V, Vs-=-15V, X1=0.2Vsinusoid, X2=0V, Y1=2.5V+1Vsinusoid, Y2=0V.

X1 and Y1 sinusoid are 50Hz and same phase.

He found irregular AD633 device which showed W voltage shows under the calibration voltage.

Please see the wave picture.

Does the device violate the specifications?

If the device is normal, could you advice the cause of this phenomenon?

Best regards


  • Hi N.Kokubo,

    To further check your inquiry, may I know the test circuit used to obtain the result? I want to know if there are external components used like a load resistance.

    Also, may I know why these input values were chosen for the test?

    From what I see in the data you have given, your inputs are similar to the "Y Feedthrough" datasheet specification in which it says that if the output is less than +/-40mV (0.4%FS) then it is still acceptable.

    Best Regards,


  • Hi Sham san

    Thank you for your reply.

    I can not ask our customer why you choice the test condition right now. 

    Could you advice me what "Y Feedthrough" and  ""the condition : X nulled" means? 

    Best regards


Reply Children