On the Wafer layout of AD630SD/883B products

Dear Support

Why is the layout of the PN:AD630SD/883B DC:2019+ wafer different from that of the datastheet when we order it?

This is the layout on the datasheet in the specification.

This is AD630SD/883 DC:2019+ by de-encapsulating the components, and the wafer layout can be seen visually as shown in the figure:
(for example, a microscope with a magnification of 200X) de-encapsulate the assembly

As shown in the picture, the red mark is different from datasheet.


I would like to ask, why is the layout of the wafer different from that of the datasheet?


Does ADI have any information on this?


Can you provide me with the latest wafer layout?


Thank you very much.

Parents
  • 0
    •  Analog Employees 
    on Jun 4, 2020 2:08 AM 7 months ago

    Hi lerry,

    I'm not seeing any difference.  The pad connections are in the same place. What specific differences are you seeing?

    Cheers,

    George

  • Dear ,George

    I'm glad to hear from you.

    Please take a look at these three pictures for me:

    This is the layout on the datasheet in the specification.

    This is AD630SD/883 DC:2016+ by de-encapsulating the components, and the wafer layout can be seen visually as shown in the figure: 

    This is AD630SD/883 DC:2019+ by de-encapsulating the components, and the wafer layout can be seen visually as shown in the figure: 

    The DC:2016+  wafer layout is the same as Datasheet, but the DC:2019 wafer layout is a little different from Datasheet, which I marked in red.

    I would like to ask:
    why is the layout of DC:2019+ wafers different from that of datasheet?

    Does the ADI factory have any documentation on changing the wafer layout?

    I look forward to hearing from you!

    Lerry

Reply
  • Dear ,George

    I'm glad to hear from you.

    Please take a look at these three pictures for me:

    This is the layout on the datasheet in the specification.

    This is AD630SD/883 DC:2016+ by de-encapsulating the components, and the wafer layout can be seen visually as shown in the figure: 

    This is AD630SD/883 DC:2019+ by de-encapsulating the components, and the wafer layout can be seen visually as shown in the figure: 

    The DC:2016+  wafer layout is the same as Datasheet, but the DC:2019 wafer layout is a little different from Datasheet, which I marked in red.

    I would like to ask:
    why is the layout of DC:2019+ wafers different from that of datasheet?

    Does the ADI factory have any documentation on changing the wafer layout?

    I look forward to hearing from you!

    Lerry

Children