Category: Hardware
Hello,
I'm working on implementing AD9363 on my pcb, and I came across the open source layout file for PlutoSDR. Looking at the DDR3 lines, I noticed that the data lines are not length matched. Is there a specific reason for this? is the clock slew rate low enough to gaurantee clocked edges won't get jeopardized? Would appreciate any inputs on this.
Thanks,
