
By using github adalm-pluto hdl files, we built the fpga blocks of vivado. Now we want to wrap the design (Create HDL Wrapper) so that we can use the .xsa file in vitis or sdk. Even though we can export the hardware with bitstream, we can't add the file in SDK platform. How can we solve this issue?
